參數(shù)資料
型號(hào): CY39200Z208-167NC
廠商: CYPRESS SEMICONDUCTOR CORP
元件分類(lèi): PLD
英文描述: LOADABLE PLD, 8.5 ns, PQFP208
封裝: PLASTIC, QFP-208
文件頁(yè)數(shù): 35/57頁(yè)
文件大?。?/td> 1166K
代理商: CY39200Z208-167NC
PRELIMINARY
Delta39K ISR
CPLD Family
Document #: 38-03039 Rev. **
Page 40 of 57
Switching Waveforms (continued)
Channel Memory Synchronous FIFO Master Reset Timing
MASTER
RESET INPUT
READ ENABLE /
WRITE ENABLE
EMPTY/FULL
tCHMFRS
tCHMFRSR
tCHMFRSF
HALF-FULL/
REGISTERED
OUTPUT
Delta39K-24
FLAGS
PROGRAMMABLE
FLAGS
ALMOST FULL
PROGRAMMABLE
ALMOST EMPTY
相關(guān)PDF資料
PDF描述
CY39200Z388-167MGC LOADABLE PLD, 8.5 ns, PBGA388
CY39200Z484-167BBC LOADABLE PLD, 8.5 ns, PBGA484
CY39200Z676-167MBC LOADABLE PLD, 8.5 ns, PBGA676
CY39100V388B-125MGXC LOADABLE PLD, 10 ns, PBGA388
CY39100V388B-83MGXC LOADABLE PLD, 15 ns, PBGA388
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY39200Z208-181BBC 制造商:CYPRESS 制造商全稱(chēng):Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39200Z208-181BBI 制造商:CYPRESS 制造商全稱(chēng):Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39200Z208-181BGC 制造商:CYPRESS 制造商全稱(chēng):Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39200Z208-181BGI 制造商:CYPRESS 制造商全稱(chēng):Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39200Z208-181MBC 制造商:CYPRESS 制造商全稱(chēng):Cypress Semiconductor 功能描述:CPLDs at FPGA Densities