- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄379050 > CY62256-55SNC (CYPRESS SEMICONDUCTOR CORP) 256K (32K x 8) Static RAM PDF資料下載
參數(shù)資料
| 型號(hào)： | CY62256-55SNC |
| 廠商： | CYPRESS SEMICONDUCTOR CORP |
| 元件分類(lèi)： | DRAM |
| 英文描述： | 256K (32K x 8) Static RAM |
| 中文描述： | 32K X 8 STANDARD SRAM, 55 ns, PDSO28 |
| 封裝： | 0.300 INCH, SOIC-28 |
| 文件頁(yè)數(shù)： | 6/12頁(yè) |
| 文件大小： | 394K |
| 代理商： | CY62256-55SNC |
CY62256
Document #: 38-05248 Rev. *C
Page 6 of 12
Notes:
14. Address valid prior to or coincident with CE transition LOW.
15. Data I/O is high impedance if OE = V
.
16. If CE goes HIGH simultaneously with WE HIGH, the output remains in a high-impedance state.
17. During this period, the I/Os are in output state and input signals should not be applied.
Switching Waveforms
(continued)
50%
50%
DATA VALID
t
RC
t
ACE
t
DOE
t
LZOE
t
LZCE
t
PU
DATA OUT
HIGH IMPEDANCE
IMPEDANCE
ICC
ISB
t
HZOE
t
HZCE
t
PD
OE
CE
HIGH
V
SUPPLY
CURRENT
Read Cycle No. 2
[13, 14]
t
HD
t
SD
t
PWE
t
SA
t
HA
t
AW
t
WC
DATA I/O
ADDRESS
CE
WE
OE
t
HZOE
DATA
IN
VALID
NOTE
Write Cycle No. 1 (WE Controlled)
[10, 15, 16]
17
t
WC
t
AW
t
SA
t
HA
t
HD
t
SD
t
SCE
WE
DATA I/O
ADDRESS
CE
DATA
IN
VALID
Write Cycle No. 2 (CE Controlled)
[10, 15, 16]
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY62256-55ZC | 256K (32K x 8) Static RAM |
| CY62256-55ZRC | 256K (32K x 8) Static RAM |
| CY62256-70 | 256K (32K x 8) Static RAM |
| CY62256-70PC | 256K (32K x 8) Static RAM |
| CY62256LL-70ZRI | Circular Connector; MIL SPEC:MIL-C-26482, Series I, Solder; Body Material:Aluminum; Series:PT02; Number of Contacts:6; Connector Shell Size:10; Connecting Termination:Solder; Circular Shell Style:Box Mount Receptacle |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY622565LL-55SNXI | 制造商:Cypress Semiconductor 功能描述: |
| CY622565LL-55ZXI | 制造商:Cypress Semiconductor 功能描述: |
| CY622565LL-70PXC | 制造商:Cypress Semiconductor 功能描述: |
| CY622565LL-70SNXC | 制造商:Cypress Semiconductor 功能描述: |
| CY622565LL-70ZRXI | 制造商:Cypress Semiconductor 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。