參數(shù)資料
型號(hào): CY62256LL-70ZRC
廠商: CYPRESS SEMICONDUCTOR CORP
元件分類: DRAM
英文描述: Paired Cable; Number of Conductors:8; Conductor Size AWG:24; No. Strands x Strand Size:Solid; Jacket Material:Polyvinylchloride (PVC); Number of Pairs:4; Leaded Process Compatible:Yes; Conductor Material:Copper; Jacket Color:Black RoHS Compliant: Yes
中文描述: 32K X 8 STANDARD SRAM, 70 ns, PDSO28
封裝: REVERSE, TSOP1-28
文件頁數(shù): 5/12頁
文件大?。?/td> 394K
代理商: CY62256LL-70ZRC
CY62256
Document #: 38-05248 Rev. *C
Page 5 of 12
Switching Characteristics
Over the Operating Range
[7]
Parameter
Read Cycle
t
RC
t
AA
t
OHA
t
ACE
t
DOE
t
LZOE
t
HZOE
t
LZCE
t
HZCE
t
PU
t
PD
Write Cycle
[10, 11]
t
WC
t
SCE
t
AW
t
HA
t
SA
t
PWE
t
SD
t
HD
t
HZWE
t
LZWE
Description
CY62256
55
Min.
CY62256
70
Min.
Unit
Max.
Max.
Read Cycle Time
Address to Data Valid
Data Hold from Address Change
CE LOW to Data Valid
OE LOW to Data Valid
OE LOW to Low-Z
[8]
OE HIGH to High-Z
[8, 9]
CE LOW to Low-Z
[8]
CE HIGH to High-Z
[8, 9]
CE LOW to Power-up
CE HIGH to Power-down
55
70
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
55
70
5
5
55
25
70
35
5
5
20
25
5
5
20
25
0
0
55
70
Write Cycle Time
CE LOW to Write End
Address Set-up to Write End
Address Hold from Write End
Address Set-up to Write Start
WE Pulse Width
Data Set-up to Write End
Data Hold from Write End
WE LOW to High-Z
[8, 9]
WE HIGH to Low-Z
[8]
55
45
45
0
0
40
25
0
70
60
60
0
0
50
30
0
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
20
25
5
5
Switching Waveforms
Notes:
7.
Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified
I
/I
and 100-pF load capacitance.
At any given temperature and voltage condition, t
is less than t
, t
is less than t
, and t
is less than t
for any given device.
t
, t
, and t
are specified with C
= 5 pF as in (b) of AC Test Loads. Transition is measured
±
500 mV from steady-state voltage.
10. The internal Write time of the memory is defined by the overlap of CE LOW and WE LOW. Both signals must be LOW to initiate a Write and either signal can terminate
a Write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the Write.
11.
The minimum Write cycle time for Write cycle #3 (WE controlled, OE LOW) is the sum of t
HZWE
and t
SD
12. Device is continuously selected. OE, CE = V
IL
.
13. WE is HIGH for Read cycle.
8.
9.
ADDRESS
DATA OUT
PREVIOUS DATA VALID
DATA VALID
t
RC
t
AA
t
OHA
Read Cycle No. 1
[12, 13]
相關(guān)PDF資料
PDF描述
CY62256LL-55SNI 256K (32K x 8) Static RAM
CY62256LL-55ZE 256K (32K x 8) Static RAM
CY62256LL-55ZI Male insert; Series:Han D; No. of Contacts:64; Gender:Male; Body Material:Polycarbonate; Connecting Termination:Crimp; For Use With:Han 64D; Connector Type:Panel Mount Housing RoHS Compliant: Yes
CY62256LL-55ZRE 256K (32K x 8) Static RAM
CY62256LL-55ZC 256K (32K x 8) Static RAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY62256LL-70ZRI 制造商:Rochester Electronics LLC 功能描述:256K (32K X 8)- SLOW ASYNCH SRAM - Bulk 制造商:Cypress Semiconductor 功能描述:
CY62256LL-70ZRIT 制造商:Rochester Electronics LLC 功能描述: 制造商:Cypress Semiconductor 功能描述:
CY62256LL-70ZRXI 功能描述:IC SRAM 256KBIT 70NS 28TSOP RoHS:是 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:MoBL® 標(biāo)準(zhǔn)包裝:1,000 系列:- 格式 - 存儲(chǔ)器:RAM 存儲(chǔ)器類型:移動(dòng) SDRAM 存儲(chǔ)容量:256M(8Mx32) 速度:133MHz 接口:并聯(lián) 電源電壓:1.7 V ~ 1.95 V 工作溫度:-40°C ~ 85°C 封裝/外殼:90-VFBGA 供應(yīng)商設(shè)備封裝:90-VFBGA(8x13) 包裝:帶卷 (TR) 其它名稱:557-1327-2
CY62256LL-70ZRXIT 功能描述:IC SRAM 256KBIT 70NS 28TSOP RoHS:是 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:MoBL® 標(biāo)準(zhǔn)包裝:1,000 系列:- 格式 - 存儲(chǔ)器:RAM 存儲(chǔ)器類型:移動(dòng) SDRAM 存儲(chǔ)容量:256M(8Mx32) 速度:133MHz 接口:并聯(lián) 電源電壓:1.7 V ~ 1.95 V 工作溫度:-40°C ~ 85°C 封裝/外殼:90-VFBGA 供應(yīng)商設(shè)備封裝:90-VFBGA(8x13) 包裝:帶卷 (TR) 其它名稱:557-1327-2
CY62256LL-70ZXC 功能描述:IC SRAM 256KBIT 70NS 28TSOP RoHS:是 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:MoBL® 標(biāo)準(zhǔn)包裝:96 系列:- 格式 - 存儲(chǔ)器:閃存 存儲(chǔ)器類型:FLASH 存儲(chǔ)容量:16M(2M x 8,1M x 16) 速度:70ns 接口:并聯(lián) 電源電壓:2.65 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 封裝/外殼:48-TFSOP(0.724",18.40mm 寬) 供應(yīng)商設(shè)備封裝:48-TSOP 包裝:托盤