參數(shù)資料
型號(hào): CY7C008V
英文描述: Memory
中文描述: 內(nèi)存
文件頁數(shù): 5/20頁
文件大小: 301K
代理商: CY7C008V
CY7C138AV/144AV/006AV
CY7C139AV/145AV/016AV
CY7C007AV/017AV
Document #: 38-06051 Rev. *A
Page 13 of 20
Note:
42. If tPS is violated, the busy signal will be asserted on one side or the other, but there is no guarantee to which side BUSY will be asserted.
Switching Waveforms (continued)
ADDRESS MATCH
tPS
tBLC
tBHC
ADDRESS MATCH
tPS
tBLC
tBHC
CER ValidFirst:
ADDRESS L,R
BUSYR
CEL
CER
BUSYL
CER
CE L
ADDRESS L,R
Busy Timing Diagram No. 1 (CE Arbitration)[42]
CELValid First:
ADDRESS MATCH
tPS
ADDRESS L
BUSY R
ADDRESS MISMATCH
tRC or tWC
tBLA
tBHA
ADDRESSR
ADDRESS MATCH
ADDRESS MISMATCH
tPS
ADDRESSL
BUSY L
tRC or tWC
tBLA
tBHA
ADDRESSR
Right Address Valid First:
Busy Timing Diagram No. 2 (Address Arbitration)[42]
Left Address Valid First
相關(guān)PDF資料
PDF描述
CY7C009V Memory
CY7C016A-15IC x9 Dual-Port SRAM
CY7C0251-15AC x18 Dual-Port SRAM
CY7C0251-25AC SRAM|8KX18|CMOS|QFP|100PIN|PLASTIC
CY7C025-15AC SRAM|8KX16|CMOS|QFP|100PIN|PLASTIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY7C008V_05 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:3.3V 64K/128K x 8/9 Dual-Port Static RAM
CY7C008V_12 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:3.3 V 4 K / 8 K / 16 K ?? 16 Dual-Port Static RAM
CY7C008V-15AC 制造商:Cypress Semiconductor 功能描述:SRAM Chip Async Dual 3.3V 512K-Bit 64K x 8 15ns 100-Pin TQFP
CY7C008V-15AXC 制造商:Cypress Semiconductor 功能描述:
CY7C008V-20AC 制造商:Cypress Semiconductor 功能描述:SRAM Chip Async Dual 3.3V 512K-Bit 64K x 8 20ns 100-Pin TQFP