參數(shù)資料
型號(hào): CY7C028V-20ACT
廠(chǎng)商: CYPRESS SEMICONDUCTOR CORP
元件分類(lèi): SRAM
英文描述: 3.3V 32K/64K x 16/18 Dual-Port Static RAM
中文描述: 64K X 16 DUAL-PORT SRAM, 20 ns, PQFP100
封裝: PLASTIC, MS-026, TQFP-100
文件頁(yè)數(shù): 3/22頁(yè)
文件大小: 635K
代理商: CY7C028V-20ACT
CY7C027V/027AV/028V
CY7C037AV/038V
Document #: 38-06078 Rev. *D
Page 11 of 22
Notes
28. R/W must be HIGH during all address transitions.
29. A write occurs during the overlap (tSCE or tPWE) of a LOW CE or SEM and a LOW UB or LB.
30. tHA is measured from the earlier of CE or R/W or (SEM or R/W) going HIGH at the end of write cycle.
31. If OE is LOW during a R/W controlled write cycle, the write pulse width must be the larger of tPWE or (tHZWE + tSD) to allow the I/O drivers to turn off and data to be placed on
the bus for the required tSD. If OE is HIGH during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified tPWE.
32. To access RAM, CE = VIL, SEM = VIH.
33. To access upper byte, CE = VIL, UB = VIL, SEM = VIH.
To access lower byte, CE = VIL, LB = VIL, SEM = VIH.
34. Transition is measured
500 mV from steady state with a 5 pF load (including scope and jig). This parameter is sampled and not 100% tested.
35. During this period, the I/O pins are in the output state, and input signals must not be applied.
36. If the CE or SEM LOW transition occurs simultaneously with or after the R/W LOW transition, the outputs remain in the high impedance state.
Switching Waveforms(continued)
tAW
tWC
tPWE
tHD
tSD
tHA
CE
R/W
OE
DATAOUT
DATA IN
ADDRESS
tHZOE
tSA
tHZWE
tLZWE
Figure 7. Write Cycle No. 1: R/W Controlled Timing[28, 29, 30, 31]
NOTE 35
tAW
tWC
tSCE
tHD
tSD
tHA
CE
R/W
DATA IN
ADDRESS
tSA
Figure 8. Write Cycle No. 2: CE Controlled Timing[28, 29, 30, 36]
相關(guān)PDF資料
PDF描述
CY7C056V-15AXC 3.3V 16K/32K x 36 FLEx36™ Asynchronous Dual-Port Static
CY7C057V-12AXC 3.3V 16K/32K x 36 FLEx36™ Asynchronous Dual-Port Static
CY7C057V-15BBXC 3.3V 16K/32K x 36 FLEx36™ Asynchronous Dual-Port Static
CY7C057V-15AXI 3.3V 16K/32K x 36 FLEx36™ Asynchronous Dual-Port Static
CY7C057V-15AXC 3.3V 16K/32K x 36 FLEx36™ Asynchronous Dual-Port Static
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY7C028V-20AI 制造商:Cypress Semiconductor 功能描述:SRAM Chip Async Dual 3.3V 1M-Bit 64K x 16 20ns 100-Pin TQFP Tray
CY7C028V-20AXC 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 3.3V 64Kx16 COM Async Dual Port 靜態(tài)隨機(jī)存取存儲(chǔ)器 RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪(fǎng)問(wèn)時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray
CY7C028V-20AXCT 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 3.3V 64Kx16 COM Async Dual Port 靜態(tài)隨機(jī)存取存儲(chǔ)器 RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪(fǎng)問(wèn)時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray
CY7C028V-20AXI 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 3.3V 64Kx16 IND Async Dual Port 靜態(tài)隨機(jī)存取存儲(chǔ)器 RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪(fǎng)問(wèn)時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray
CY7C028V-25AC 功能描述:IC SRAM 1MB DUAL 100-TQFP RoHS:否 類(lèi)別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 格式 - 存儲(chǔ)器:EEPROMs - 串行 存儲(chǔ)器類(lèi)型:EEPROM 存儲(chǔ)容量:4K (512 x 8) 速度:400kHz 接口:I²C,2 線(xiàn)串口 電源電壓:2.7 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 封裝/外殼:8-SOIC(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:8-MFP 包裝:帶卷 (TR)