參數(shù)資料
型號: CY7C0852AV-167AXC
廠商: CYPRESS SEMICONDUCTOR CORP
元件分類: SRAM
英文描述: FLEx36™ 3.3V 32K/64K/128K/256K x 36 Synchronous Dual-Port RAM
中文描述: 128K X 36 DUAL-PORT SRAM, 4 ns, PQFP176
封裝: 24 X 24 MM, 1.40 MM HEIGHT, LEAD FREE, TQFP-176
文件頁數(shù): 21/36頁
文件大?。?/td> 956K
代理商: CY7C0852AV-167AXC
CY7C0850AV,CY7C0851V/CY7C0851AV
CY7C0852V/CY7C0852AV
CY7C0853V/CY7C0853AV
Document #: 38-06070 Rev. *J
Page 28 of 36
Figure 23. MailBox Interrupt Timing[57, 58, 59, 60, 61]
Table 7. Read/Write and Enable Operation (Any Port) [64, 65, 62, 63]
Inputs
Outputs
Operation
OE
CLK
CE0
CE1
R/W
DQ0 – DQ35
X
H
X
High-Z
Deselected
X
L
X
High-Z
Deselected
XL
H
L
DIN
Write
LL
H
DOUT
Read
H
X
L
H
X
High-Z
Outputs disabled
Switching Waveforms (continued)
tCH2
tCL2
tCYC2
CLKL
tCH2
tCL2
tCYC2
CLKR
3FFFF
tSA
tHA
An+3
An
An+1
An+2
L_PORT
ADDRESS
Am
Am+4
Am+1
3FFFF
Am+3
R_PORT
ADDRESS
INTR
tSA
tHA
tSINT
tRINT
Notes
57. CE0 = OE = ADS = CNTEN = LOW; CE1 = CNTRST = MRST = CNT/MSK = HIGH.
58. Address “3FFFF” is the mailbox location for R_Port of a 9M device.
59. L_Port is configured for Write operation, and R_Port is configured for Read operation.
60. At least one byte enable (B0 – B3) is required to be active during interrupt operations.
61. Interrupt flag is set with respect to the rising edge of the Write clock, and is reset with respect to the rising edge of the Read clock.
62. OE is an asynchronous input signal.
63. When CE changes state, deselection and Read happen after one cycle of latency.
64. 9 M device has 18 address bits, 4M device has 17 address bits, 2 M device has 16 address bits, and 1M device has 15 address bits.
65. “X” = “Don’t Care,” “H” = HIGH, “L” = LOW.
相關(guān)PDF資料
PDF描述
CY7C0853AV-100BBC FLEx36™ 3.3V 32K/64K/128K/256K x 36 Synchronous Dual-Port RAM
CY7C0853AV-100BBI FLEx36™ 3.3V 32K/64K/128K/256K x 36 Synchronous Dual-Port RAM
CY7C0853AV-133BBC FLEx36™ 3.3V 32K/64K/128K/256K x 36 Synchronous Dual-Port RAM
CY7C09089V-12AXC 3.3V 32K/64K/128K x 8/9 Synchronous Dual-Port Static RAM
CY7C09099V-6AXC 3.3V 32K/64K/128K x 8/9 Synchronous Dual-Port Static RAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY7C0852AV-167BBC 制造商:Cypress Semiconductor 功能描述:SRAM SYNC DUAL 3.3V 4.5MBIT 128KX36 4NS 172BGA - Trays
CY7C0852V-100BBC 制造商:Cypress Semiconductor 功能描述:SRAM SYNC DUAL 3.3V 4.5MBIT 128KX36 5NS 172BGA - Bulk
CY7C0852V-133AC 制造商:Rochester Electronics LLC 功能描述:3.3V 128KX36 SYNC DUAL PORT SRAM - Bulk 制造商:Cypress Semiconductor 功能描述:128K X 36 DUAL-PORT SRAM, 4.4 ns, PQFP176
CY7C0852V-133AXC 功能描述:IC SRAM 4MBIT 133MHZ 176LQFP RoHS:是 類別:集成電路 (IC) >> 存儲器 系列:- 標準包裝:1,000 系列:- 格式 - 存儲器:RAM 存儲器類型:移動 SDRAM 存儲容量:256M(8Mx32) 速度:133MHz 接口:并聯(lián) 電源電壓:1.7 V ~ 1.95 V 工作溫度:-40°C ~ 85°C 封裝/外殼:90-VFBGA 供應(yīng)商設(shè)備封裝:90-VFBGA(8x13) 包裝:帶卷 (TR) 其它名稱:557-1327-2
CY7C0852V-133AXCT 功能描述:IC SRAM 4MBIT 133MHZ 176LQFP RoHS:是 類別:集成電路 (IC) >> 存儲器 系列:- 標準包裝:1,000 系列:- 格式 - 存儲器:RAM 存儲器類型:移動 SDRAM 存儲容量:256M(8Mx32) 速度:133MHz 接口:并聯(lián) 電源電壓:1.7 V ~ 1.95 V 工作溫度:-40°C ~ 85°C 封裝/外殼:90-VFBGA 供應(yīng)商設(shè)備封裝:90-VFBGA(8x13) 包裝:帶卷 (TR) 其它名稱:557-1327-2