- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379056 > CY7C1069AV33-12ZXI (CYPRESS SEMICONDUCTOR CORP) 2M x 8 Static RAM PDF資料下載
參數(shù)資料
| 型號： | CY7C1069AV33-12ZXI |
| 廠商： | CYPRESS SEMICONDUCTOR CORP |
| 元件分類： | DRAM |
| 英文描述： | 2M x 8 Static RAM |
| 中文描述： | 2M X 8 STANDARD SRAM, 12 ns, PDSO54 |
| 封裝： | LEAD FREE, TSOP2-54 |
| 文件頁數(shù)： | 1/9頁 |
| 文件大?。?/td> | 393K |
| 代理商： | CY7C1069AV33-12ZXI |
2M x 8 Static RAM
CY7C1069AV33
Cypress Semiconductor Corporation
Document #: 38-05255 Rev. *F
198 Champion Court
San Jose
,
CA 95134-1709
408-943-2600
Revised August 3, 2006
Features
High speed
— t
AA
= 10, 12 ns
Low active power
— 990 mW (max.)
Operating voltages of 3.3 ± 0.3V
2.0V data retention
Automatic power-down when deselected
TTL-compatible inputs and outputs
Easy memory expansion with CE
1
and CE
2
features
Available in Pb-free and non Pb-free 54-pin TSOP II ,
non Pb-free 60-ball fine-pitch ball grid array (FBGA)
package
Functional Description
The CY7C1069AV33 is a high-performance CMOS Static
RAM organized as 2,097,152 words by 8 bits. Writing to the
device is accomplished by enabling the chip (by taking CE
1
LOW and CE
2
HIGH) and Write Enable (WE) inputs LOW.
Reading from the device is accomplished by enabling the chip
(CE
1
LOW and CE
2
HIGH) as well as forcing the Output
Enable (OE) LOW while forcing the Write Enable (WE) HIGH.
See the truth table at the back of this data sheet for a complete
description of Read and Write modes.
The input/output pins (I/O
0
through I/O
7
) are placed in a
high-impedance state when the device is deselected (CE
1
HIGH or CE
2
LOW), the outputs are disabled (OE HIGH), or
during a Write operation (CE
1
LOW, CE
2
HIGH, and WE
LOW).
The CY7C1069AV33 is available in a 54-pin TSOP II package
with center power and ground (revolutionary) pinout, and a
60-ball fine-pitch ball grid array (FBGA) package.
Logic Block Diagram
Top View
TSOP II
WE
CE
2
A
19
A
18
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
31
30
32
36
35
34
33
37
40
39
38
41
43
42
16
17
29
28
A
5
A
6
A
7
A
8
A
9
NC
A
0
NC
A
1
OE
V
SS
V
SS
I/O
7
A
4
A
17
A
16
A
15
A
2
CE
1
V
I/O
0
V
CC
I/O
1
NC
A
3
18
19
20
21
27
25
26
22
23
24
I/O
2
NC
I/O
3
V
V
CC
NC
I/O
6
NC
I/O
5
V
CC
I/O
4
A
14
A
13
A
12
A
11
A
10
44
46
45
47
50
49
48
51
53
52
54
V
SS
NC
V
CC
NC
DNU
A
20
V
NC
NC
A
1
A
2
A
3
A
4
A
5
A
6
A
7
A
8
A
9
A
10
A
11
A
12
COLUMN
DECODER
R
S
Data in Drivers
POWER
DOWN
WE
OE
I/O
0
I/O
1
I/O
2
I/O
3
2048K x 8
ARRAY
I/O
7
I/O
6
I/O
5
I/O
4
A
0
A
1
A
1
A
1
A
1
A
1
A
1
A
1
CE
1
CE
2
A
2
Pin Configurations
[1, 2]
[+] Feedback
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY7C106 | 256K x 4 Static RAM(256K x 4 靜態(tài) RAM) |
| CY7C1006 | 256K x 4 Static RAM(256K x4 靜態(tài) RAM) |
| CY7C1146V18 | 18-Mbit DDR-II+ SRAM 2-Word Burst Architecture (2.0 Cycle Read Latency) |
| CY7C1150V18-333BZXC | 18-Mbit DDR-II+ SRAM 2-Word Burst Architecture (2.0 Cycle Read Latency) |
| CY7C1150V18-333BZXI | 18-Mbit DDR-II+ SRAM 2-Word Burst Architecture (2.0 Cycle Read Latency) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY7C1069AV33-15BAI | 制造商:Cypress Semiconductor 功能描述:16MB- (2MX8) FAST ASYNCH SRAM 3.3V FBGA48 - Bulk |
| CY7C1069AV33-15ZC | 制造商:Cypress Semiconductor 功能描述:16MB- (2MX8) FAST ASYNCH SRAM 3.3V TSOP II 54 - Bulk |
| CY7C1069AV33-15ZI | 制造商:Cypress Semiconductor 功能描述:16MB- (2MX8) FAST ASYNCH SRAM 3.3V TSOP II 54 - Bulk |
| CY7C1069AV33-8ZXC | 功能描述:IC SRAM 16MBIT 8NS 54TSOP RoHS:是 類別:集成電路 (IC) >> 存儲器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 格式 - 存儲器:RAM 存儲器類型:移動 SDRAM 存儲容量:256M（8Mx32） 速度:133MHz 接口:并聯(lián) 電源電壓:1.7 V ~ 1.95 V 工作溫度:-40°C ~ 85°C 封裝/外殼:90-VFBGA 供應(yīng)商設(shè)備封裝:90-VFBGA（8x13） 包裝:帶卷 (TR) 其它名稱:557-1327-2 |
| CY7C1069AV33-8ZXCT | 制造商:Cypress Semiconductor 功能描述:SRAM ASYNC SGL 3.3V 16MBIT 2MX8 8NS 54TSOP-II - Tape and Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。