- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378507 > CY7C136-15NC (CYPRESS SEMICONDUCTOR CORP) Hookup wire; Conductor Size AWG:20; No. Strands x Strand Size:10 x 30; Jacket Color:Black; Approval Bodies:UL, CSA; Conductor Material:Copper; Jacket Material:Polyvinylchloride (PVC); Leaded Process Compatible:Yes RoHS Compliant: Yes PDF資料下載
參數(shù)資料
| 型號： | CY7C136-15NC |
| 廠商： | CYPRESS SEMICONDUCTOR CORP |
| 元件分類： | DRAM |
| 英文描述： | Hookup wire; Conductor Size AWG:20; No. Strands x Strand Size:10 x 30; Jacket Color:Black; Approval Bodies:UL, CSA; Conductor Material:Copper; Jacket Material:Polyvinylchloride (PVC); Leaded Process Compatible:Yes RoHS Compliant: Yes |
| 中文描述： | 2K X 8 DUAL-PORT SRAM, 15 ns, PQFP52 |
| 封裝： | PLASTIC, QFP-52 |
| 文件頁數(shù)： | 8/18頁 |
| 文件大?。?/td> | 339K |
| 代理商： | CY7C136-15NC |
CY7C132/CY7C136
CY7C142/CY7C146
8
Write Cycle No.1 (OE Three-States Data I/Os-Either Port)
[15, 23]
Write Cycle No. 2 (R/W Three–States Data I/Os-Either Port)
[15, 24]
Notes:
23. If OE is LOW during a R/W controlled write cycle, the write pulse width must be the larger of t
PWE
or t
HZWE
+ t
SD
to allow the data I/O pins to enter high impedance and for data
to be placed on the bus for the required t
.
24. If the CE LOW transition occurs simultaneously with or after the R/W LOW transition, the outputs remain in a high-impedance state.
Switching Waveforms
(continued)
t
AW
t
WC
DATA VALID
HIGH IMPEDANCE
t
SCE
t
SA
t
PWE
t
HD
t
SD
t
HA
t
HZOE
CE
R/W
ADDRESS
OE
D
OUT
DATA
IN
C132-10
t
AW
t
WC
t
SCE
t
SA
t
PWE
t
HD
t
SD
t
HZWE
t
HA
HIGH IMPEDANCE
CE
R/W
ADDRESS
D
OUT
DATA
IN
t
LZWE
DATA VALID
C132-11
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY7C1461AV33 | 36-Mbit (1M x 36/2 M x 18/512K x 72) Flow-Through SRAM with NoBL Architecture(帶NoBL結(jié)構(gòu)的36-Mbit (1M x 36/2 M x 18/512K x 72) Flow-Through SRAM) |
| CY7C1463AV33 | 36-Mbit (1M x 36/2 M x 18/512K x 72) Flow-Through SRAM with NoBL Architecture(帶NoBL結(jié)構(gòu)的36-Mbit (1M x 36/2 M x 18/512K x 72) Flow-Through SRAM) |
| CY7C1465AV33 | 36-Mbit (1M x 36/2 M x 18/512K x 72) Flow-Through SRAM with NoBL Architecture(帶NoBL結(jié)構(gòu)的36-Mbit (1M x 36/2 M x 18/512K x 72) Flow-Through SRAM) |
| CY7C1470V25-250BZXC | ECONOLINE: RQS & RQD - 1kVDC Isolation- Internal SMD Construction- UL94V-0 Package Material- Toroidal Magnetics- Efficiency to 80% |
| CY7C1470V25-167AXC | 72-Mbit(2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL⑩ Architecture |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY7C13617XC | 制造商:Cypress Semiconductor 功能描述: |
| CY7C1361A-100AC | 制造商:Cypress Semiconductor 功能描述:SRAM Chip Sync Quad 3.3V 9M-Bit 256K x 36 8ns 100-Pin TQFP |
| CY7C1361A-100ACT | 制造商:Cypress Semiconductor 功能描述:SRAM Chip Sync Quad 3.3V 9M-Bit 256K x 36 8ns 100-Pin TQFP T/R 制造商:Rochester Electronics LLC 功能描述:- Tape and Reel |
| CY7C1361A-100AI | 制造商:Cypress Semiconductor 功能描述:SRAM Chip Sync Quad 3.3V 9M-Bit 256K x 36 8ns 100-Pin TQFP 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| CY7C1361A-100AJC | 制造商:Cypress Semiconductor 功能描述:SRAM Chip Sync Quad 3.3V 9M-Bit 256K x 36 8ns 100-Pin TQFP 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。