參數(shù)資料
型號: D640H90VI
廠商: Spansion Inc.
英文描述: 64 Megabit (8 M x 8-Bit/4 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Read/Write Flash Memory
中文描述: 64兆位(8米× 8位/ 4米x 16位),3.0伏的CMOS只,同步讀/寫閃存
文件頁數(shù): 27/54頁
文件大?。?/td> 850K
代理商: D640H90VI
June 7, 2005
Am29DL640H
25
Figure 4.
Program Operation
Chip Erase Command Sequence
Chip erase is a six bus cycle operation. The chip erase
command sequence is initiated by writing two unlock
cycles, followed by a set-up command. Two additional
unlock write cycles are then followed by the chip erase
command, which in turn invokes the Embedded Erase
algorithm. The device does
not
require the system to
preprogram prior to erase. The Embedded Erase algo-
rithm automatically preprograms and verifies the entire
memory for an all zero data pattern prior to electrical
erase. The system is not required to provide any con-
trols or timings during these operations. Table 12
shows the address and data requirements for the chip
erase command sequence.
When the Embedded Erase algorithm is complete,
that bank returns to the read mode and addresses are
no longer latched. The system can determine the sta-
tus of the erase operation by using DQ7, DQ6, DQ2,
or RY/BY#. Refer to the Write Operation Status sec-
tion for information on these status bits.
Any commands written during the chip erase operation
are ignored. However, note that a
hardware reset
im-
mediately terminates the erase operation. If that oc-
curs, the chip erase command sequence should be
reinitiated once that bank has returned to reading
array data, to ensure data integrity.
Note that the Se-
cured Silicon Sector, autoselect, and CFI functions are
unavailable when an erase operation is in progress.
Figure 5 illustrates the algorithm for the erase opera-
tion. Refer to the Erase and Program Operations ta-
bles in the AC Characteristics section for parameters,
and Figure 20 section for timing diagrams.
Sector Erase Command Sequence
Sector erase is a six bus cycle operation. The sector
erase command sequence is initiated by writing two
unlock cycles, followed by a set-up command. Two ad-
ditional unlock cycles are written, and are then fol-
lowed by the address of the sector to be erased, and
the sector erase command. Table 12 shows the ad-
dress and data requirements for the sector erase com-
mand sequence.
The device does
not
require the system to preprogram
prior to erase. The Embedded Erase algorithm auto-
matically programs and verifies the entire sector for an
all zero data pattern prior to electrical erase. The sys-
tem is not required to provide any controls or timings
during these operations.
After the command sequence is written, a sector erase
time-out of 80 μs occurs. During the time-out period,
additional sector addresses and sector erase com-
mands may be written. Loading the sector erase buffer
may be done in any sequence, and the number of sec-
tors may be from one sector to all sectors. The time
between these additional cycles must be less than 80
μs, otherwise erasure may begin. Any sector erase ad-
dress and command following the exceeded time-out
may or may not be accepted. It is recommended that
processor interrupts be disabled during this time to en-
sure all commands are accepted. The interrupts can
be re-enabled after the last Sector Erase command is
written.
Any command other than Sector Erase or
Erase Suspend during the time-out period resets
that bank to the read mode.
The system must rewrite
the command sequence and any additional addresses
and commands.
The system can monitor DQ3 to determine if the sec-
tor erase timer has timed out (See the section on DQ3:
Sector Erase Timer.). The time-out begins from the ris-
ing edge of the final WE# or CE# pulse (first rising
edge) in the command sequence.
When the Embedded Erase algorithm is complete, the
bank returns to reading array data and addresses are
no longer latched. Note that while the Embedded
Erase operation is in progress, the system can read
data from the non-erasing bank. The system can de-
termine the status of the erase operation by reading
DQ7, DQ6, DQ2, or RY/BY# in the erasing bank. Refer
START
Write Program
Command Sequence
Data Poll
from System
Verify Data
No
Yes
Last Address
No
Yes
Programming
Completed
Increment Address
Embedded
Program
algorithm
in progress
Note:
See Table 12 for program command sequence.
相關(guān)PDF資料
PDF描述
D6455A-11 Telecommunication IC
D6455B-11 Telecommunication IC
D6471A-11 Telecomm/Datacomm
D6471B-11 Telecomm/Datacomm
D6471C-11 Telecomm/Datacomm
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
D64130-000 功能描述:熱收縮管和套管 NT-MIL-1-0-SP RoHS:否 制造商:3M Electronic Specialty 類型:Tubing 材料:Polyolefin, Flexible 顏色:Clear 最低收縮溫度:+ 100 C 恢復(fù)直徑: 長度:100 ft 內(nèi)徑:1.5 in 收縮率:2:1
D6417709SBP100BV 制造商:Renesas 功能描述:MCU 32-bit SuperH RISC ROMLess 1.7V/3.3V 240-Pin LFBGA
D6417709SBP133B 功能描述:MPU 3V 16K 133MHZ 240BGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:SuperH® SH7700 標(biāo)準(zhǔn)包裝:160 系列:S08 核心處理器:S08 芯體尺寸:8-位 速度:40MHz 連通性:I²C,LIN,SCI,SPI 外圍設(shè)備:LCD,LVD,POR,PWM,WDT 輸入/輸出數(shù):53 程序存儲器容量:32KB(32K x 8) 程序存儲器類型:閃存 EEPROM 大小:- RAM 容量:1.9K x 8 電壓 - 電源 (Vcc/Vdd):2.7 V ~ 5.5 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 12x12b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 105°C 封裝/外殼:64-LQFP 包裝:托盤
D6417709SBP133BV 功能描述:MPU 3V 16K PB-FREE 240-BGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:SuperH® SH7700 標(biāo)準(zhǔn)包裝:160 系列:S08 核心處理器:S08 芯體尺寸:8-位 速度:40MHz 連通性:I²C,LIN,SCI,SPI 外圍設(shè)備:LCD,LVD,POR,PWM,WDT 輸入/輸出數(shù):53 程序存儲器容量:32KB(32K x 8) 程序存儲器類型:閃存 EEPROM 大小:- RAM 容量:1.9K x 8 電壓 - 電源 (Vcc/Vdd):2.7 V ~ 5.5 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 12x12b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 105°C 封裝/外殼:64-LQFP 包裝:托盤
D6417709SBP167BV 功能描述:IC SUPERH MPU ROMLESS 240BGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:SuperH® SH7700 標(biāo)準(zhǔn)包裝:1 系列:AVR® ATmega 核心處理器:AVR 芯體尺寸:8-位 速度:16MHz 連通性:I²C,SPI,UART/USART 外圍設(shè)備:欠壓檢測/復(fù)位,POR,PWM,WDT 輸入/輸出數(shù):32 程序存儲器容量:32KB(16K x 16) 程序存儲器類型:閃存 EEPROM 大小:1K x 8 RAM 容量:2K x 8 電壓 - 電源 (Vcc/Vdd):2.7 V ~ 5.5 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 8x10b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 125°C 封裝/外殼:44-TQFP 包裝:剪切帶 (CT) 其它名稱:ATMEGA324P-B15AZCT