- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376558 > DAC488HR (Electronic Theatre Controls, Inc.) 16-bit D/A Converter with Digital I/O & IEEE 488 PDF資料下載
參數(shù)資料
| 型號： | DAC488HR |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | 16-bit D/A Converter with Digital I/O & IEEE 488 |
| 中文描述： | 16位D / A的數(shù)字I /轉(zhuǎn)換器? |
| 文件頁數(shù)： | 3/4頁 |
| 文件大?。?/td> | 190K |
| 代理商： | DAC488HR |
Q U I C K F I N D
250
tel: 440-439-4091
fax: 440-439-4093
sales@iotech.com
www.iotech.com
the smart approach to instrumentation
I
DAC488HR
General Information
Support Software
The DAC488HR series is shipped with
QuickBasic
and C sample programs.
Free VIs (Virtual Instruments) are avail-
able from IOtech that enable the immedi-
ate integration of the DAC488HR series
into existing LabVIEW
applications. Each
of these ready-to-use VIs provide immedi-
ate access to common DAC488HR func-
tions, and both include source code that
can be modified to meet specific
application requirements.
Stimulus/Response System
When configured with an ADC488A se-
ries A/D converter, the DAC488HR is well-
suited for stimulus/response testing. For
synchronous operation in which acquisi-
tion must begin simultaneously with the
stimulus output, the DAC488HR’s TTL
trigger output is connected directly with
the ADC488A’s TTL trigger input; for non-
synchronous operation in which acquisi-
tion must begin at a specified time after
the stimulus output, the DAC488HR’s trig-
ger output can be “delayed” up to 65,535
update clock counts.
Multi-DAC488HR
Synchronization
Multiple DAC488HRs can be configured
in master/slave mode to synchronously
output data either from their internal
buffers, or continuously from the IEEE
488 bus. When daisy-chained together
using the CA-112 master-slave cable, the
number of DAC488HRs in a system is
limited only by the number of available
IEEE 488 addresses, and the trigger “l(fā)a-
tency” between each unit is 60 ns*. For
applications that require non-additive trig-
ger latencies, the DAC488HRs can be con-
figured in parallel, limiting total system
trigger latency to 60 ns.
Continuously output a standard
wave function under program
control
Output a series of voltage values
based on TTL triggers
Initiate a trigger delay from 1 to
65,535 update clock pulses
Synchronously output multiple
waveforms under program
control
Output a standard waveform
acquired by the ADC488A series
digitizer
Continuously output a large
arbitrary waveform from the IEEE
488 bus at up to 200 Kbytes/s
Standard function generator
outputs for general purpose
applications
Sequenced V out for controlling
power supplies or other analog
programmable instruments
Allows a device under test (DUT)
to attain a steady state prior to
measurement
Ideal for stimulus/response
applications with critical time
and phase relationships
Ideal for simulating complex
signals such as EKGs and
contact bounce
For audio system testing, speech
research, and other tests
requiring long-time waveform
generation
Waveform(s)
Functional Requirement
Typical Application
T1
T2
T3
T4
trigger event
trigger delay
Analog output signal
* A system with one master and three slave units will have a total system trigger latency of 180 ns
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DAC4C | Converter IC |
| DAC4E | Converter IC |
| DAC5573IWR | QUAD, 8-BIT, LOW-POWER, VOLTAGE OUTPUT, INTERFACE DIGITAL-TO-ANALOG CONVERTER |
| DAC5574EVM | DAC5574 Evaluation Module(DAC5574評估模塊) |
| DAC6574EVM | DAC6574 Evaluation Module(DAC6574評估模塊) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DAC488HR/2 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-bit D/A Converter with Digital I/O & IEEE 488 |
| DAC488HR/4 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-bit D/A Converter with Digital I/O & IEEE 488 |
| DAC4C | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Converter IC |
| DAC-4-CG | 制造商:Thomas & Betts 功能描述:Universal Recessed Box And Cover |
| DAC4E | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Converter IC |
發(fā)布緊急采購，3分鐘左右您將得到回復。