- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17036 > DC1009A-A (Linear Technology)BOARD DELTA SIGMA ADC LTC2492 PDF資料下載
參數(shù)資料
| 型號： | DC1009A-A |
| 廠商： | Linear Technology |
| 文件頁數(shù)： | 9/36頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD DELTA SIGMA ADC LTC2492 |
| 軟件下載： | QuikEval System |
| 設(shè)計(jì)資源： | DC1009A Design File DC1009A Schematic |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | Easy Drive™, QuikEval™ |
| ADC 的數(shù)量： | 1 |
| 位數(shù)： | 24 |
| 采樣率（每秒）： | 7.5 |
| 數(shù)據(jù)接口： | MICROWIRE?，串行，SPI? |
| 已用 IC / 零件： | LTC2492 |
| 已供物品： | 板 |
| 相關(guān)產(chǎn)品： | LTC2492CDE#TRPBF-ND - IC ADC 24BIT DELTA SIG 14-DFN LTC2492IDE#TRPBF-ND - IC ADC 24BIT DELTA SIG 14-DFN LTC2492IDE#PBF-ND - IC ADC 24BIT DELTA SIG 14-DFN LTC2492CDE#PBF-ND - IC ADC 24BIT DELTA SIG 14-DFN |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當(dāng)前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
LTC2492
17
2492fd
APPLICATIONS INFORMATION
Bit 28 (fourth output bit) is the most signicant bit (MSB)
of the result. This bit in conjunction with Bit 29 also pro-
vides underrange and overrange indication. If both Bit 29
and Bit 28 are HIGH, the differential input voltage is above
+FS. If both Bit 29 and Bit 28 are LOW, the differential
input voltage is below –FS. The function of these bits is
summarized in Table 1.
Table 1. LTC2492 Status Bits
INPUT RANGE
BIT 31
EOC
BIT 30
DMY
BIT 29
SIG
BIT 28
MSB
VIN ≥ 0.5 VREF
0011
0V ≤ VIN < 0.5 VREF
0
1/0
0
–0.5 VREF ≤ VIN < 0V
0001
VIN < –0.5 VREF
0000
Bits 28 to 5 are the 24-bit conversion result MSB rst.
Bit 5 is the least signicant bit (LSB24).
Bits 4 to 0 are sub LSBs below the 24-bit level. Bits 4 to
0 may be included in averaging or discarded without loss
of resolution.
Data is shifted out of the SDO pin under control of the
serial clock (SCK) (see Figure 3). Whenever CS is HIGH,
SDO remains high impedance and SCK is ignored.
In order to shift the conversion result out of the device,
CS must rst be driven LOW. EOC is seen at the SDO pin
of the device once CS is pulled LOW. EOC changes in real
time as a function of the internal oscillator or the clock
applied to the fO pin from HIGH to LOW at the completion
of a conversion. This signal may be used as an interrupt for
an external microcontroller. Bit 31 (EOC) can be captured
on the rst rising edge of SCK. Bit 30 is shifted out of the
device on the rst falling edge of SCK. The nal data bit
(Bit 0) is shifted out on the on the falling edge of the 31st
SCK and may be latched on the rising edge of the 32nd SCK
pulse. On the falling edge of the 32nd SCK pulse, SDO goes
HIGH indicating the initiation of a new conversion cycle.
This bit serves as EOC (Bit 31) for the next conversion
cycle. Table 2 summarizes the output data format.
As long as the voltage on the IN+ and IN– pins remains
between –0.3V and VCC + 0.3V (absolute maximum
operating range) a conversion result is generated for any
differential input voltage VIN from –FS = –0.5 VREF to
+FS = 0.5 VREF. For differential input voltages greater
than +FS, the conversion result is clamped to the value
corresponding to +FS + 1LSB. For differential input voltages
below –FS, the conversion result is clamped to the value
–FS – 1LSB.
INPUT DATA FORMAT
The LTC2492 serial input word is 13 bits long and contains
two distinct sets of data. The rst set (SGL, ODD, A2, A1, A0)
is used to select the input channel. The second set of data
(IM, FA, FB, SPD) is used to select the frequency rejection,
speed mode (1
×, 2×), and temperature measurement.
After power up, the device initiates an internal reset cycle
which sets the input channel to CH0 to CH1 (IN+ = CH0, IN– =
CH1), the frequency rejection to simultaneous 50Hz/60Hz,
and 1
× output rate (auto-calibration enabled). The rst
EOC
CS
SCK
(EXTERNAL)
SDI
SDO
2492 F03
CONVERSION
SLEEP
DATA INPUT/OUTPUT
MSB
BIT 28 BIT 27 BIT 26 BIT 25 BIT 24 BIT 23 BIT 22 BIT 21 BIT 20 BIT 19
SIG
BIT 29
“0”
BIT 30
BIT 31
1
0
EN
SGL
A2
A1
A0
EN2
IM
FA
FB
SPD
ODD
BIT 18 BIT 17
BIT 0
12
3
4
5
6
7
8
9
10
11
12
13
14
32
DON'T CARE
Figure 3. Channel Selection, Conguration Selection and Data Output Timing
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-213-EY | CONVERTER MOD DC/DC 24V 50W |
| EBC15DRYI-S734 | CONN EDGECARD 30POS DIP .100 SLD |
| VE-J13-EY | CONVERTER MOD DC/DC 24V 50W |
| SEK101M250ST | CAP ALUM 100UF 250V 20% RADIAL |
| VI-J13-EY | CONVERTER MOD DC/DC 24V 50W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DC1009A-B | 功能描述:BOARD DELTA SIGMA ADC LTC2488 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:Easy Drive™, QuikEval™ 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
| DC1009A-C | 功能描述:BOARD DELTA SIGMA ADC LTC2486 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:Easy Drive™, QuikEval™ 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
| DC100A10 | 功能描述:固態(tài)繼電器-工業(yè)安裝 SSR DC OUTPUT 10A 90-140VAC RoHS:否 制造商:Crydom 控制電壓范圍:4 VDC to 32 VDC 負(fù)載電壓額定值:7 VDC to 72 VDC 負(fù)載電流額定值:160 A 觸點(diǎn)形式: 輸出設(shè)備:SSR 安裝風(fēng)格:Panel |
| DC100A10C | 功能描述:固態(tài)繼電器-工業(yè)安裝 SSR DC OUTPUT 10A 90-140VAC RoHS:否 制造商:Crydom 控制電壓范圍:4 VDC to 32 VDC 負(fù)載電壓額定值:7 VDC to 72 VDC 負(fù)載電流額定值:160 A 觸點(diǎn)形式: 輸出設(shè)備:SSR 安裝風(fēng)格:Panel |
| DC100A20 | 功能描述:固態(tài)繼電器-工業(yè)安裝 SSR DC OUTPUT 20A 90-140VAC RoHS:否 制造商:Crydom 控制電壓范圍:4 VDC to 32 VDC 負(fù)載電壓額定值:7 VDC to 72 VDC 負(fù)載電流額定值:160 A 觸點(diǎn)形式: 輸出設(shè)備:SSR 安裝風(fēng)格:Panel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。