參數(shù)資料
型號: DC1384A-A
廠商: Linear Technology
文件頁數(shù): 2/22頁
文件大小: 0K
描述: BOARD DELTA SIGMA ADC LTC2452
軟件下載: QuikEval System
設(shè)計資源: DC1384A Design File
DC1384A Schematic
標準包裝: 1
系列: QuikEval™
ADC 的數(shù)量: 2
位數(shù): 16
采樣率(每秒): 60
數(shù)據(jù)接口: 串行,SPI?
輸入范圍: ±VREF
已用 IC / 零件: LTC2452
已供物品:
相關(guān)產(chǎn)品: LTC2452ITS8#TRPBF-ND - IC ADC 16BIT DELTA SIG TSOT23-8
LTC2452ITS8#TRMPBFTR-ND - IC ADC 16BIT DELTA SIG TSOT23-8
LTC2452IDDB#TRPBF-ND - IC ADC 16BIT DELTA SIG 8-DFN
LTC2452IDDB#TRMPBFTR-ND - IC ADC 16BIT DELTA SIG 8-DFN
LTC2452CTS8#TRPBF-ND - IC ADC 16BIT DELTA SIG TSOT23-8
LTC2452CTS8#TRMPBFTR-ND - IC ADC 16BIT DELTA SIG TSOT23-8
LTC2452CDDB#TRPBF-ND - IC ADC 16BIT DELTA SIG 8-DFN
LTC2452CDDB#TRMPBFTR-ND - IC ADC 16BIT DELTA SIG 8-DFN
LTC2452
10
2452fd
For more information www.linear.com/LTC2452
applicaTions inForMaTion
2) After the 16th bit is read, the user can choose one of
two ways to begin a new conversion. First, one can
pull CS high (CS =
↑). Second, one can use a high-low
transition on SCK (SCK =
↓).
3) At any time during the Data Output state, pulling CS
high (CS =
↑) causes the part to leave the I/O state,
abort the output and begin a new conversion.
4) When SCK = HIGH, it is possible to monitor the conver-
sion status by pulling CS low and watching for SDO to
go low. This feature is available only in the idle-high
(CPOL = 1) mode.
Serial Clock Idle-High (CPOL = 1) Examples
In Figure 6, following a conversion cycle the LTC2452
automatically enters the low power sleep mode. The user
can monitor the conversion status at convenient intervals
using CS and SDO.
Pulling CS LOW while SCK is HIGH tests whether or not
the chip is in the CONVERT state. While in the CONVERT
state, SDO is HIGH while CS is LOW. In the SLEEP state,
SDO is LOW while CS is LOW. These tests are not required
operational steps but may be useful for some applications.
When the datais available, the user applies 16 clock cycles
to transfer the result. The CS rising edge is then used to
initiate a new conversion.
The operation example of Figure 7 is identical to that of
Figure 6, except the new conversion cycle is triggered by
the falling edge of the serial clock (SCK). A 17th clock
pulse is used to trigger a new conversion cycle.
Serial Clock Idle-Low (CPOL = 0) Examples
In Figure 8, following a conversion cycle the LTC2452
automatically enters the low-power sleep state. The user
determines data availability (and the end of conversion)
Figure 6. Idle-High (CPOL = 1) Serial Clock Operation Example.
The Rising Edge of CS Starts a New Conversion
Figure 7. Idle-High (CPOL = 1) Clock Operation Example.
A 17th Clock Pulse is Used to Trigger a New Conversion Cycle
D15
clk1
clk2
clk3
clk4
clk15
clk16
D14
D13
D12
D2
D1
D0
SD0
SCK
CONVERT
SLEEP
DATA OUTPUT
2452 F06
CS
D15
D14
D13
D12
D2
D1
D0
SD0
clk1
clk2
clk3
clk4
clk15
clk16
clk17
SCK
CONVERT
SLEEP
DATA OUTPUT
2452 F07
CS
相關(guān)PDF資料
PDF描述
V24C48E150BG3 CONVERTER MOD DC/DC 48V 150W
VI-BT3-EY CONVERTER MOD DC/DC 24V 50W
EEM28DTAN CONN EDGECARD 56POS R/A .156 SLD
AP2152SG-13 IC PWR SW USB 2CH 0.5A 8-SOIC
VI-BT1-EY CONVERTER MOD DC/DC 12V 50W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DC1385A 功能描述:BOARD EVAL LTM4614 RoHS:否 類別:編程器,開發(fā)系統(tǒng) >> 評估板 - DC/DC 與 AC/DC(離線)SMPS 系列:µModule® 標準包裝:1 系列:- 主要目的:DC/DC,步降 輸出及類型:1,非隔離 功率 - 輸出:- 輸出電壓:3.3V 電流 - 輸出:3A 輸入電壓:4.5 V ~ 28 V 穩(wěn)壓器拓撲結(jié)構(gòu):降壓 頻率 - 開關(guān):250kHz 板類型:完全填充 已供物品:板 已用 IC / 零件:L7981 其它名稱:497-12113STEVAL-ISA094V1-ND
DC1386B 功能描述:BOARD DEMO LTM8032 RoHS:否 類別:編程器,開發(fā)系統(tǒng) >> 評估板 - DC/DC 與 AC/DC(離線)SMPS 系列:µModule® 標準包裝:1 系列:- 主要目的:DC/DC,步降 輸出及類型:1,非隔離 功率 - 輸出:- 輸出電壓:3.3V 電流 - 輸出:3A 輸入電壓:4.5 V ~ 28 V 穩(wěn)壓器拓撲結(jié)構(gòu):降壓 頻率 - 開關(guān):250kHz 板類型:完全填充 已供物品:板 已用 IC / 零件:L7981 其它名稱:497-12113STEVAL-ISA094V1-ND
DC1386B 制造商:Linear Technology 功能描述:DEMOBOARD NUMBER FOR LTM8032
DC1390-104K 制造商:API 制造商全稱:API Delevan 功能描述:High Current Power Line Chokes
DC1390-105K 制造商:API 制造商全稱:API Delevan 功能描述:High Current Power Line Chokes