參數(shù)資料
型號(hào)： DC1684A-B
廠商： Linear Technology
文件頁(yè)數(shù)： 6/24頁(yè)
文件大?。?/td> 0K
描述： BOARD DAC LTC2752
軟件下載： QuikEval System
設(shè)計(jì)資源： DC1684A Design File
DC1684A Schematic
標(biāo)準(zhǔn)包裝： 1
系列： QuikEval™, SoftSpan™
DAC 的數(shù)量： 2
位數(shù)： 16
數(shù)據(jù)接口： 串行，SPI?
設(shè)置時(shí)間： 2µs
DAC 型： 電流
工作溫度： 0°C ~ 70°C
已供物品： 板
已用 IC / 零件： LTC2752
相關(guān)產(chǎn)品： DC590B-ND - BOARD DEMO USB SERIAL CONTROLLER
LTC2752BILX#PBF-ND - IC DAC 16BIT DUAL CUR OUT 48LQFP
LTC2752AILX#PBF-ND - IC DAC 16BIT DUAL CUR OUT 48LQFP
LTC2752BCLX#PBF-ND - IC DAC 16BIT DUAL CUR OUT 48LQFP
LTC2752ACLX#PBF-ND - IC DAC 16BIT DUAL CUR OUT 48LQFP
LTC2752
2752f
writing code or span. If a 32-bit input sequence is used,
the first eight bits must be zeros, followed by the same
sequence as for a 24-bit wide input. Figure 3 shows the
input and readback sequences for both 24-bit and 32-bit
operations.
When CS/LD is low, the SRO pin (Serial Readback Output)
is an active output.The readback data begins after the
command (C3-C0) and address (A3-A0) words have been
shifted into SDI. SRO outputs a logic low (when CS/LD
is low) until the readback data begins. For a 24-bit input
sequence, the 16 readback bits are shifted out on the
falling edges of clocks 8-23, suitable for shifting into a
microprocessor on the rising edges of clocks 9-24. For a
32-bit sequence, the bits are shifted out on clocks 16-31;
see Figure 3b.
When CS/LD is high, the SRO pin presents a high imped-
ance (three-state) output.
LDAC is an asynchronous update pin. When LDAC is
taken low, all DACs are updated with code and span data
(data in the Input buffers is copied into the DAC buffers).
CS/LD must be high during this operation; otherwise
LDAC is locked out and will have no effect. The use of
LDAC is functionally identical to the “Update All DACs”
serial input command.
The codes for the command word (C3-C0) are defined in
Table 1; Table 2 defines the codes for the address word
(A3-A0).
Readback
In addition to the Input and DAC registers, each DAC has
one Readback register associated with it. When a Read
command is issued to a DAC, the contents of one of its
four buffers (Input and DAC registers for each of Span
operaTion
and Code) is copied into its Readback register and seri-
ally shifted out through the SRO pin. Figure 3 shows the
loading and readback sequences.
Inthedatafield(D15-D0)ofanynon-readinstructioncycle,
SRO shifts out the contents of the buffer that was specified
in the preceding command. This “rolling readback” default
mode of operation can dramatically reduce the number
of instruction cycles needed, since any command can be
verified during succeeding commands with no additional
overhead. See Figure 4. Table 1 shows the storage location
(‘readback pointer’) of the data which will be output from
SRO during the next instruction.
ForReadcommands,thedataisshiftedoutduringtheRead
instruction itself (on the 16 falling SCK edges immediately
after the last address bit is shifted in on SDI). When check-
ing the span of a DAC using SRO, the span bits are the last
four bits shifted out, corresponding to their sequence and
positions when writing a span. See Figure 3.
Span Readback in Manual Span Configuration
If a Span DAC register is chosen for readback, SRO re-
sponds by outputting the actual output span; this is true
whether the LTC2752 is configured for SoftSpan (M-SPAN
tied to GND) or manual span (M-SPAN tied to VDD) use.
In SoftSpan configuration, SRO outputs the span code
from the Span DAC register (programmed through the
SPI port). In manual span configuration, the active span
is controlled by pins S2, S1 and S0, so SRO outputs the
logic values of these pins. The span code bits S2, S1 and
S0 always appear in the same order and positions in the
SRO output sequence; see Figure 3.
相關(guān)PDF資料
PDF描述
0210390927 CABLE JUMPER 1MM .102M 23 POS
REC3-2412DRWZ/H6/A CONV DC/DC 3W 9-36VIN +/-12VOUT
GBM18DSAH CONN EDGECARD 36POS R/A .156 SLD
SCRH5D28-180 INDUCTOR SMD 18UH 0.95A 10KHZ
0210390942 CABLE JUMPER 1MM .030M 25POS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DC1687A 制造商:Linear Technology 功能描述:EVAL BOARD, LTC3115 BUCK-BOOST CONVERTER, Silicon Manufacturer:Linear Technology, Silicon Core Number:LTC3115, Kit Application Type:Power Management - Voltage Regulator, Application Sub Type:Synchronous Buck-Boost Converter , RoHS Compliant: NA
DC1691A01XY_D4X WAF 制造商:Fairchild Semiconductor Corporation 功能描述:
DC1691A01XY-D4X WAF 制造商:Fairchild Semiconductor Corporation 功能描述:
DC1692C17XX_D4X WAF 制造商:Fairchild Semiconductor Corporation 功能描述:
DC1692C18AX-D4X WAF 制造商:Fairchild Semiconductor Corporation 功能描述:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*