If CS remains LOW longer than tEOCtest, the first rising
參數(shù)資料
型號(hào)： DC846A
廠商： Linear Technology
文件頁(yè)數(shù)： 11/28頁(yè)
文件大?。?/td> 0K
描述： BOARD DELTA SIGMA ADC LTC2447
軟件下載： QuikEval System
設(shè)計(jì)資源： DC846A Design File
DC846A Schematic
標(biāo)準(zhǔn)包裝： 1
系列： QuikEval™
ADC 的數(shù)量： 1
位數(shù)： 24
采樣率（每秒）： 8k
數(shù)據(jù)接口： MICROWIRE?，串行，SPI?
已用 IC / 零件： LTC2447
已供物品： 板
相關(guān)產(chǎn)品： LTC2447IUHF#PBF-ND - IC ADC 24BIT 8CH HI SPEED 38QFN
LTC2447CUHF#PBF-ND - IC ADC 24BIT 8CH HI SPEED 38QFN
LTC2447IUHF#TRPBF-ND - IC ADC 24BIT 8CH HI SPEED 38QFN
LTC2447CUHF#TRPBF-ND - IC ADC 24BIT 8CH HI SPEED 38QFN
LTC2446/LTC2447
19
24467fa
If CS remains LOW longer than tEOCtest, the first rising
edge of SCK will occur and the conversion result is serially
shifted out of the SDO pin. The data output cycle begins on
this first rising edge of SCK and concludes after the 32nd
rising edge. Data is shifted out the SDO pin on each falling
edge of SCK. The internally generated serial clock is output
to the SCK pin. This signal may be used to shift the
conversion result into external circuitry. EOC can be
latched on the first rising edge of SCK and the last bit of the
conversion result on the 32nd rising edge of SCK. After the
32nd rising edge, SDO goes HIGH (EOC = 1), SCK stays
HIGH and a new conversion starts.
Typically, CS remains LOW during the data output state.
However, the data output state may be aborted by pulling
CS HIGH anytime between the first and 32nd rising edge
APPLICATIO S I FOR ATIO
WU
U
Figure 8. Internal Serial Clock, Reduced Data Output Length
of SCK, see Figure 8. On the rising edge of CS, the device
aborts the data output state and immediately initiates a
new conversion. This is useful for systems not requiring
all 32 bits of output data, aborting an invalid conversion
cycle, or synchronizing the start of a conversion. Thirteen
serial input data bits are required in order to properly
program the speed/resolution and input channel. If the
data output sequence is aborted prior to the 13th rising
edge of SCK, the new input data is ignored, and the
previously selected speed/resolution and channel are used
for the next conversion cycle. If a new channel is being
programmed, the rising edge of CS must come after the
14th falling edge of SCK in order to store the data input
sequence.
CS
SCK
SDI
SDO
BUSY
12345
6
15
MSB
BIT 28 BIT 27 BIT 26 BIT 25
SIG
BIT 29
“0”
BIT 30
EOC
Hi-Z
BIT 31
24467 F08
CONVERSION
SLEEP
DATA OUTPUT
CONVERSION
TEST EOC
DON'T CARE
<tEOC(TEST)
VCC
FO
REF67+
REF67–
CH0
CH1
CH2
CH7
COM
REFG+
REFG–
REF01+
REF01–
SCK
SDI
SDO
CS
GND
28
29
30
11
10
35
24
23
8
9
12
22
7
38
37
1,4,5,6,31,32,33
36
34
USER SELECTABLE
REFERENCES
0.1V TO VCC
ANALOG
INPUTS
...
2
= EXTERNAL OSCILLATOR
= INTERNAL OSCILLATOR
1
F
4.5V TO 5.5V
LTC2446
4-WIRE
SPI INTERFACE
BUSY
相關(guān)PDF資料
PDF描述
LGN2H680MELZ30 CAP ALUM 68UF 500V 20% SNAP
VE-B20-EY CONVERTER MOD DC/DC 5V 50W
DC956A BOARD DELTA SIGMA ADC LTC2485
VE-B21-EY CONVERTER MOD DC/DC 12V 50W
DC571A BOARD DELTA SIGMA ADC LTC2418
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DC847A 功能描述:BOARD DELTA SIGMA ADC LTC2446 RoHS:是 類(lèi)別:編程器，開(kāi)發(fā)系統(tǒng) >> 評(píng)估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:QuikEval™ 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件
DC850 制造商:Molex 功能描述:
DC852A 功能描述:BOARD DEMO FOR LTC4354 RoHS:是 類(lèi)別:未定義的類(lèi)別 >> 其它 系列:* 標(biāo)準(zhǔn)包裝:1 系列:* 其它名稱(chēng):MS305720A
DC8550 制造商:DCCOM 制造商全稱(chēng):Dc Components 功能描述:TECHNICAL SPECIFICATIONS OF PNP EPITAXIAL PLANAR TRANSISTOR
DC8550S 制造商:DCCOM 制造商全稱(chēng):Dc Components 功能描述:TECHNICAL SPECIFICATIONS OF PNP EPITAXIAL PLANAR TRANSISTOR
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*