- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376722 > DJIXEEAD0QE001 (Intel Corp.) Advanced 8-Port 10/100 Mbps PHY Transceivers PDF資料下載
參數(shù)資料
| 型號(hào)： | DJIXEEAD0QE001 |
| 廠商： | Intel Corp. |
| 英文描述： | Advanced 8-Port 10/100 Mbps PHY Transceivers |
| 中文描述： | 先進(jìn)的8端口10/100 Mbps的物理層收發(fā)器 |
| 文件頁(yè)數(shù)： | 3/226頁(yè) |
| 文件大?。?/td> | 1575K |
| 代理商： | DJIXEEAD0QE001 |
第1頁(yè)第2頁(yè)當(dāng)前第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)第197頁(yè)第198頁(yè)第199頁(yè)第200頁(yè)第201頁(yè)第202頁(yè)第203頁(yè)第204頁(yè)第205頁(yè)第206頁(yè)第207頁(yè)第208頁(yè)第209頁(yè)第210頁(yè)第211頁(yè)第212頁(yè)第213頁(yè)第214頁(yè)第215頁(yè)第216頁(yè)第217頁(yè)第218頁(yè)第219頁(yè)第220頁(yè)第221頁(yè)第222頁(yè)第223頁(yè)第224頁(yè)第225頁(yè)第226頁(yè)
Datasheet
Document Number: 249241
Revision Number: 007
Revision Date: August 28, 2003
3
Contents
Contents
1.0
Introduction
..................................................................................................................................18
1.1
What You Will Find in This Document ................................................................................18
1.2
Related Documents ............................................................................................................18
2.0
Block Diagram
.............................................................................................................................19
3.0
Pin/Ball Assignments and Signal Descriptions
........................................................................20
3.1
PQFP Pin Assignments ......................................................................................................20
3.1.1
PQFP Pin Assignments – RMII Configuration .......................................................21
3.1.2
PQFP Pin Assignments – SMII Configuration........................................................26
3.1.3
PQFP Pin Assignments – SS-SMII Configuration..................................................31
3.2
PQFP Signal Descriptions ..................................................................................................36
3.2.1
Signal Name Conventions .....................................................................................36
3.2.2
PQFP Signal Descriptions – RMII, SMII, and SS-SMII Configurations..................36
3.3
BGA23 Ball Assignments....................................................................................................51
3.3.1
RMII BGA23 Ball List.............................................................................................52
3.3.2
SMII BGA23 Ball List .............................................................................................62
3.3.3
SS-SMII BGA23 Ball List .......................................................................................72
3.4
BGA23 Signal Descriptions ................................................................................................82
3.4.1
Signal Name Conventions .....................................................................................82
3.4.2
Signal Descriptions – RMII, SMII, and SS-SMII Configurations.............................82
3.5
BGA15 Ball Assignments....................................................................................................98
3.5.1
BGA15 Ball List......................................................................................................99
3.6
BGA15 Signal Descriptions ..............................................................................................109
3.6.1
Signal Name Conventions ...................................................................................109
3.6.2
Signal Descriptions – SMII and SS-SMII Configurations.....................................109
4.0
Functional Description
..............................................................................................................116
4.1
Introduction.......................................................................................................................116
4.1.1
OSP Architecture .............................................................................................116
4.1.2
Comprehensive Functionality ..............................................................................117
4.1.2.1
Sectionalization....................................................................................117
4.2
Interface Descriptions.......................................................................................................117
4.2.1
10/100 Network Interface.....................................................................................117
4.2.1.1
Twisted-Pair Interface..........................................................................118
4.2.1.2
MDI Crossover (MDIX).........................................................................119
4.2.1.3
Fiber Interface......................................................................................119
4.3
Media Independent Interface (MII) Interfaces...................................................................119
4.3.1
Global MII Mode Select .......................................................................................119
4.3.2
Internal Loopback ................................................................................................120
4.3.3
RMII Data Interface..............................................................................................120
4.3.4
Serial Media Independent Interface (SMII) and Source Synchronous-
Serial Media Independent Interface (SS-SMII)....................................................121
4.3.4.1
SMII Interface.......................................................................................121
4.3.4.2
Source Synchronous-Serial Media Independent Interface ..................121
4.3.5
Configuration Management Interface ..................................................................121
4.3.6
MII Isolate ............................................................................................................121
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DJIXEEAD0SE000 | Advanced 8-Port 10/100 Mbps PHY Transceivers |
| DJIXEEAD0SE001 | Advanced 8-Port 10/100 Mbps PHY Transceivers |
| DJIXEECD0QE000 | Advanced 8-Port 10/100 Mbps PHY Transceivers |
| DJIXEECD0QE001 | Advanced 8-Port 10/100 Mbps PHY Transceivers |
| DJIXEECD0SE000 | Advanced 8-Port 10/100 Mbps PHY Transceivers |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DJIXEEAD0SE000 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Advanced 8-Port 10/100 Mbps PHY Transceivers |
| DJIXEEAD0SE001 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Advanced 8-Port 10/100 Mbps PHY Transceivers |
| DJIXEECD0QE000 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Advanced 8-Port 10/100 Mbps PHY Transceivers |
| DJIXEECD0QE001 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Advanced 8-Port 10/100 Mbps PHY Transceivers |
| DJIXEECD0SE000 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Advanced 8-Port 10/100 Mbps PHY Transceivers |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。