- 您現在的位置：買賣IC網 > PDF目錄376776 > DM562P (Electronic Theatre Controls, Inc.) V.90 Intergrated Data/Fax/Voice/Speakephone Modem Device Single Chip with Memory Built in PDF資料下載
參數資料
| 型號： | DM562P |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | V.90 Intergrated Data/Fax/Voice/Speakephone Modem Device Single Chip with Memory Built in |
| 中文描述： | .90綜合數據/傳真/語音/ Speakephone調制解調器設備的單芯片，具有內置的記憶 |
| 文件頁數： | 16/43頁 |
| 文件大?。?/td> | 292K |
| 代理商： | DM562P |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁
DM562P
V.90 Integrated Data/ Fax/Voice/Speakerphone
Modem Device Single Chip with Memory Built in
16
Preliminary
Version: DM562P-DS-P02
February 28, 2001
Modem Control Register (MCR): Address 4
Reset State 00h
bit7
bit6
0
bit5
bit4
bit3
bit2
bit1
RTS DTR
bit0
0
0
0
0
0
Bit 0:This bit asserts a Data Terminal Ready
condition that is readable via port P1.1 of the micro-
controller 80C32. When bit 0 is set to logic 1, the P1.1
is forced to logic 0. When bit 0 is reset to logic 0, the
P1.1 is forced to logic 1.
Bit 1: This bit asserts a Request To Send condition
that is readable via port P3.4 of the micro-controller
80C32. When bit 1 is set to logic 1, the P3.4 is forced
to logic 0. When bit 1 is reset to logic 0, the P3.4 is
forced to logic 1.
Line Status Register (LSR): Address 5
Reset State 60h, Read only
bit7
bit6
RCV ETEMT THRE BI
bit5
bit4
bit3
FE
bit2
PE
bit1
OE
bit0
DR
This register provides status information to the host
PC concerning character transfer. Bit 1-4 indicates
error conditions that produce a Receiver Line Status
interrupt whenever any of the corresponding
conditions are detected. The Line Status Register is
valid for read operations only.
Bit 0:Set to logic 1 when a received character is
available in the RxFIFO. This bit is reset to logic 0
when the RxFIFO is empty.
Bit 1:An Overrun error will occur only after the
RxFIFO is full and the next character has overwritten
the unread FIFO data. This bit is reset upon reading
the Line Status Register.
Bit 2:A logic 1 indicates that a received character
does not have the correct even or odd parity as
selected by the Parity Select bit. This error is set
when the corresponding character is at the top of the
RxFIFO. It will remain set until the CPU reads the
LSR.
Bit 3:This bit is the Framing Error (FE) indicator. Bit 3
indicates that the received character did not have a
valid stop bit. Bit 3 is set to a logic 1 whenever the
stop bit following the last data bit or parity bit is
detected as a zero bit (spacing level). The FE bit is
reset whenever the CPU reads the contents of the
Line Status Register. The FE error condition is
associated with the particular character in the FIFO to
which it applies. This error is revealed to the CPU
when its associated character is at the top of the
FIFO.
Bit 4:This bit is a Break Interrupt (BI) indicator. Bit 4 is
set to logic 1 whenever the received data input is held
in the Spacing (logic 0) state for longer than a full
word transmission time (that is, the total time of Start
bit + data bits + Parity + Stop bits). The BI indicator is
reset whenever the CPU reads the contents of the
Line Status Register. The BI error condition is
associated with the particular character in the FIFO to
which it applies. This error is revealed to the CPU
when its associated character is at the top of the
FIFO.
Bit 5:This bit is a Transmitter Holding Register Empty
indicator. Bit 5 indicates that UART is ready to accept
a new character for transmission. In addition, this bit
causes the UART to issue an interrupt to the CPU
when the Transmit Holding Register Empty Interrupt
Enable is set high. The THRE bit is reset to logic 0
when the host CPU loads a character into the
Transmit Holding register. In the FIFO mode, this bit
is set when the TxFIFO is empty, and is cleared when
at least 1 byte is written to the TxFIFO.
Bit 6:This bit is the Transmitter Empty indicator. Bit 6
is set to a logic 1 whenever the Transmitter Holding
Register (THR) is empty, and is reset to a logic 0
whenever the THR contains a character. In FIFO
mode, this bit is set to 1 whenever the transmit FIFO
is empty.
Bit 7:In character mode, this bit is 0. In FIFO mode,
this bit is set when there is at least one parity error,
framing error, or break indication in the FIFO. If there
are no subsequent errors in the FIFO, LSR7 is
cleared when the CPU reads the LSR.
相關PDF資料 |
PDF描述 |
|---|---|
| DM6580 | V.90 Intergrated Data/Fax/Voice/Speakephone Modem Device Single Chip with Memory Built in |
| DM6580L | V.90 Intergrated Data/Fax/Voice/Speakephone Modem Device Single Chip with Memory Built in |
| DM6588F | V.90 Intergrated Data/Fax/Voice/Speakephone Modem Device Single Chip with Memory Built in |
| DM5806 | DM5806 DATA MODULE DIGITAL I/O BOARD |
| DM6806 | DM5806 DATA MODULE DIGITAL I/O BOARD |
相關代理商/技術參數 |
參數描述 |
|---|---|
| DM562P_04 | 制造商:DAVICOM 制造商全稱:DAVICOM 功能描述:V.90 Integrated Data/ Fax/Voice/Speakerphone Modem Device Single Chip with Memory Built in |
| DM5-680J | 制造商:FLORIDA MISC. 功能描述: |
| DM5-750J | 制造商:FLORIDA MISC. 功能描述: |
| DM5806 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DM5806 DATA MODULE DIGITAL I/O BOARD |
| DM-59 | 制造商:NTE Electronics 功能描述:DMM W/CAP/FREQ/HFE |
發(fā)布緊急采購，3分鐘左右您將得到回復。