參數(shù)資料
型號(hào): DM74ALS109AMX
廠商: FAIRCHILD SEMICONDUCTOR CORP
元件分類: 通用總線功能
英文描述: J-K-Type Flip-Flop
中文描述: ALS SERIES, DUAL POSITIVE EDGE TRIGGERED J-KBAR FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16
封裝: 0.150 INCH, MS-012, SOIC-16
文件頁(yè)數(shù): 4/6頁(yè)
文件大?。?/td> 55K
代理商: DM74ALS109AMX
www.fairchildsemi.com
4
D
Electrical Characteristics
over recommended operating free-air temperature range. All typical values are measured at V
CC
=
5V, T
A
=
25
°
C.
Symbol
Parameter
Note 4:
The output conditions have been chosen to produce a current that closely approximates one half of the true short circuit output current, I
OS
.
Note 5:
I
CC
is measured with J, K, CLK and PRESET grounded, then with J, K, CLK and CLEAR grounded.
Switching Characteristics
over recommended operating free air temperature range
Symbol
Parameter
Conditions
Min
Typ
Max
Units
V
IK
V
OH
Input Clamp Voltage
V
CC
=
4.5V, I
I
=
18 mA
I
OH
=
400
μ
A
V
CC
=
4.5V to 5.5V
V
CC
=
4.5V
V
IH
=
2V
1.5
V
HIGH Level
Output Voltage
LOW Level
V
CC
2
V
V
OL
I
OL
=
4 mA
0.25
0.4
V
Output Voltage
I
OL
=
8 mA
0.35
0.5
V
I
I
Input Current at Max
V
CC
=
5.5V,
Clock, J, K
0.1
mA
Input Voltage
V
IH
=
7V
Preset, Clear
0.2
I
IH
High Level
V
CC
=
5.5V,
Clock, J, K
20
μ
A
Input Current
V
IH
=
2.7V
Preset, Clear
40
I
IL
Low Level
V
CC
=
5.5V,
Clock, J, K
0.2
mA
Input Current
V
IL
=
0.4V
V
CC
=
5.5V, V
O
=
2.25V
V
CC
=
5.5V (Note 5)
Preset, Clear
0.4
112
4
I
O
(Note 4)
I
CC
Output Drive Current
Supply Current
30
mA
mA
2.4
Conditions
From
To
Min
Max
Units
f
MAX
t
PLH
Maximum Clock Frequency
V
CC
=
4.5V to 5.5V
R
L
=
500
C
L
=
50 pF
34
MHz
Propagation Delay Time
LOW-to-HIGH Level Output
Preset or Clear
Q or Q
3
13
ns
t
PHL
Propagation Delay Time
HIGH-to-LOW Level Output
Preset or Clear
Q or Q
5
15
ns
t
PLH
Propagation Delay Time
LOW-to-HIGH Level Output
Clock
Q or Q
5
16
ns
t
PHL
Propagation Delay Time
HIGH-to-LOW Level Output
Clock
Q or Q
5
18
ns
相關(guān)PDF資料
PDF描述
DM74ALS109AM Dual J-K Positive-Edge-Triggered Flip-Flop
DM74ALS109AN Dual J-K Positive-Edge-Triggered Flip-Flop
DM74ALS10AM Replaced by SN74LVC652A : Octal Bus Transceiver And Register With 3-State Outputs 24-SOIC -40 to 85
DM74ALS10A Triple 3-Input NAND Gate(三3輸入與非門)
DM74ALS10AN Replaced by SN74LVC652A : Octal Bus Transceiver And Register With 3-State Outputs 24-SOIC -40 to 85
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DM74ALS109AN 功能描述:觸發(fā)器 Dl J-K Flip-Flop RoHS:否 制造商:Texas Instruments 電路數(shù)量:2 邏輯系列:SN74 邏輯類型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類型:CMOS 輸出類型: 傳播延遲時(shí)間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel
DM74ALS109AN/A+ 制造商:未知廠家 制造商全稱:未知廠家 功能描述:J-K-Type Flip-Flop
DM74ALS109AN/B+ 制造商:未知廠家 制造商全稱:未知廠家 功能描述:J-K-Type Flip-Flop
DM74ALS109AN_Q 功能描述:觸發(fā)器 Dl J-K Flip-Flop RoHS:否 制造商:Texas Instruments 電路數(shù)量:2 邏輯系列:SN74 邏輯類型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類型:CMOS 輸出類型: 傳播延遲時(shí)間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel
DM74ALS109ANX 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:Dual J-K Positive-Edge-Triggered Flip-Flop