- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376803 > DM9403A PDF資料下載
參數(shù)資料
| 型號： | DM9403A |
| 文件頁數(shù)： | 4/17頁 |
| 文件大?。?/td> | 164K |
| 代理商： | DM9403A |
3
www.fairchildsemi.com
9
Functional Description
As shown in the block diagram the 49403A consists of
three sections:
1. An Input Register with parallel and serial data inputs as
well as control inputs and outputs for input handshak-
ing and expansion.
2. A 4-bit wide, 14-word deep fall-through stack with self-
contained control logic.
3. An Output Register with parallel and serial data outputs
as well as control inputs and outputs for output hand-
shaking and expansion.
Since these three sections operate asynchronously and
almost independently, they will be described separately
below.
INPUT REGISTER (DATA ENTRY)
The Input Register can receive data in either bit-serial or in
4-bit parallel form. It stores this data until it is sent to the
fall-through stack and generates the necessary status and
control signals.
Figure 1 is a conceptual logic diagram of the input section.
As described later, this 5-bit register is initialized by setting
the F
3
flip-flop and resetting the other flip-flops. The Q out-
put of the last flip-flop (FC) is brought out as the “Input
Register Full” output (IRF). After initialization this output is
HIGH.
Parallel Entry—
A HIGH on the PL input loads the D
0
-D
3
inputs into the F
0
-F
3
flip-flops and sets the FC flip-flop. This
forces the IRF output LOW indicating that the input register
is full. During parallel entry, the CPSI input must be LOW. If
parallel expansion is not being implemented, IES must be
LOW to establish row mastership (see Expansion section).
Serial Entry—
Data on the D
S
input is serially entered into
the F
3
, F
2
, F
1
, F
0
, FC shift register on each HIGH-to-LOW
transition of the CPSI clock input, provided IES and PL are
LOW.
After the fourth clock transition, the four data bits are
located in the four flip-flops, F
0
-F
3
. The FC flip-flop is set,
forcing the IRF output LOW and internally inhibiting CPSI
clock pulses from affecting the register, Figure 2 illustrates
the final positions in a 9403A resulting from a 64-bit serial
bit train. B
0
is the first bit, B
63
the last bit.
FIGURE 1. Conceptual Input Section
FIGURE 2. Final Positions in a 9403A Resulting from a 64-Bit Serial Train
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DM9601 | USB Ethernet MAC Controller with Intergrated 10/100 PHY |
| DM9601E | USB Ethernet MAC Controller with Intergrated 10/100 PHY |
| DM9602 | Dual Retriggerable, Resettable One Shots |
| DM9602N | Dual Retriggerable, Resettable One Shots |
| DM96L02 | Dual Retriggerable Resettable Monostable Multivibrator |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DM-941 | 制造商:UNITEQ CORPORAT 功能描述:MULTIMETER,21,999 COUNT, 4.5 DIGIT,TRUE RMS,TEMP |
| DM946N | 制造商:National Semiconductor Corporation 功能描述: 制造商:OC White Company 功能描述: 制造商:Texas Instruments 功能描述: |
| DM946N 88 | 制造商:National Semiconductor 功能描述:946N |
| DM946N88 | 制造商:National Semiconductor 功能描述:946N |
| DM-95-10-12-11 | 制造商:Southco 功能描述:DUOSERT DM INSERT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。