- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376836 > DP8440 PDF資料下載
參數(shù)資料
| 型號(hào)： | DP8440 |
| 文件頁(yè)數(shù)： | 26/46頁(yè) |
| 文件大?。?/td> | 644K |
| 代理商： | DP8440 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)當(dāng)前第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)
7.0 Wait Support
(Continued)
7.2 PAGE ACCESSES
During page accesses, DTACK (and CAS) will assert from
either clock edge according to programming bit ECAS2.
Figure 22 shows different DTACK assertions during page
accesses, they follow an opening access with 1 wait state.
DTACK and CAS assert on the rising edge of clock.
TL/F/11718–16
FIGURE 22a. DTACK is Programmed 1T for Openings and 0T during Page
TL/F/11718–17
FIGURE 22b. DTACK is Programmed 1T for Openings and 1T during Page
TL/F/11718–18
FIGURE 22c. DTACK is Programmed 1T for Openings and 2T during Page
TL/F/11718–19
FIGURE 22d. DTACK is Programmed 1T for Openings and 3T during Page
Note:
DTACK is programmed to assert from a positive clock edge.
26
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DP8440V | DRAM Controller |
| DP8441 | |
| DP84412J | DRAM Controller |
| DP84412N | DRAM Controller |
| DP8441VLJ | DRAM Controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DP8440-40 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:microCMOS Programmable 16/64 Mbit Dynamic RAM Controller/Driver |
| DP8440V | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DRAM Controller |
| DP8440V-40 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:microCMOS Programmable 16/64 Mbit Dynamic RAM Controller/Driver |
| DP8440VLJ-25 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| DP8440VLJ-40 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:microCMOS Programmable 16/64 Mbit Dynamic RAM Controller/Driver |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。