參數(shù)資料
型號(hào): DP84432N
英文描述: DRAM Controller
中文描述: DRAM控制器
文件頁數(shù): 15/46頁
文件大小: 644K
代理商: DP84432N
5.0 Accessing Modes
(Continued)
5.3 PAGE MODE ACCESS
When the DP8440/41 is programmed for Page Accesses,
every access after the opening access needs a new ad-
dress and a new ADS. During Page Mode the DRAM con-
troller keeps RAS asserted until there is a page miss detect-
ed. When a new access is requested,
CAS asserts from
the rising CLK edge that ADS is set up to for reads, and
is delayed 1 clock for writes.
DTACK asserts according to
the programming selection in bits R6–7. At the end of a
page access only CAS and DTACK negate and they negate
on the same clock edge.
During page accesses only CAS and DTACK toggle until
there is a page miss. When a page miss is detected, the
DP8440/41 will negate RAS and meet the programmed pre-
charge time. CPUs with page comparators can program the
DRAM controller’s page comparator as an input. When this
input asserts, it indicates that a page change has occurred,
RAS will negate and the controller will meet the precharge
time. Figure 8 shows an opening access followed by two
page accesses. The first page access is a ‘‘page hit,’’ the
second access is out of page.
TL/F/11718–7
FIGURE 8. Opening Access Followed by Page Accesses
15
相關(guān)PDF資料
PDF描述
DP8472 Floppy Disk Controller
DP8472J Floppy Disk Controller
DP8472N Floppy Disk Controller
DP8473DB Floppy Disk Controller
DP8474 Floppy Disk Controller
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DP84432N/A+ 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DRAM Controller
DP84432N/B+ 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DRAM Controller
DP8450N-4 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Disk Data Separator/Synchronizer
DP8451J-3 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Disk Data Separator/Synchronizer
DP8451J-4 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Disk Data Separator/Synchronizer