- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9252 > DS1005S-75/T&R (Maxim Integrated Products)IC DELAY LINE 5TAP 75NS 16-SOIC PDF資料下載
參數(shù)資料
| 型號： | DS1005S-75/T&R |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 4/6頁 |
| 文件大小： | 0K |
| 描述： | IC DELAY LINE 5TAP 75NS 16-SOIC |
| 標準包裝： | 1,000 |
| 標片/步級數(shù)： | 5 |
| 功能： | 不可編程 |
| 延遲到第一抽頭： | 15ns |
| 接頭增量： | 15ns |
| 可用的總延遲： | 75ns |
| 獨立延遲數(shù)： | 1 |
| 電源電壓： | 4.75 V ~ 5.25 V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 16-SOIC（0.295"，7.50mm 寬） |
| 供應商設備封裝： | 16-SOIC W |
| 包裝： | 帶卷 (TR) |
DS1005
4 of 6
NOTES:
1. All voltages are referenced to ground.
2. Measured with outputs open.
3. VCC = 5V @ 25
°C. Delays accurate on both rising and falling edges within ±2 ns or ±3%, whichever
is greater.
4. See Test Conditions.
5. The combination of temperature variations from 25
°C to 0°C or 25°C to 70°C and voltage variations
from 5.0V to 4.75V or 5.0V to 5.25V may produce an additional input-to-tap delay shift of
±1.5 ns or
±4%, whichever is greater.
6. All tap delays tend to vary unidirectionally with temperature or voltage. For example, if TAP 1 slows
down, all other taps will also slow down; TAP 3 can never be faster than TAP 2.
7. Pulse width and duty cycle specifications may be exceeded; however, accuracy will be application-
sensitive (decoupling, layout, etc.).
TERMINOLOGY
Period: The time elapsed between the leading edge of the first pulse and the leading edge of the
following pulse.
tWI (Pulse Width): The elapsed time on the pulse between the 1.5V point on the leading edge and the
1.5V point on the trailing edge, or the 1.5V point on the trailing edge and the 1.5V point on the leading
edge.
tRISE (Input Rise Time): The elapsed time between the 20% and the 80% point on the leading edge of the
input pulse.
tFALL (Input Fall Time): The elapsed time between the 80% and the 20% point on the trailing edge of the
input pulse.
tPLH (Time Delay, Rising): The elapsed time between the 1.5V point on the leading edge of the input
pulse and the 1.5V point on the leading edge of any tap output pulse.
tPHL (Time Delay, Falling): The elapsed time between the 1.5V point on the trailing edge of the input
pulse and the 1.5V point on the trailing edge of any tap output pulse.
相關PDF資料 |
PDF描述 |
|---|---|
| CAT5271ZI-50-GT3 | IC POT DPP 50K 256TAP 10MSOP |
| DS1005S-150/T&R | IC DELAY LINE 5TAP 150NS 16-SOIC |
| DS1021S-50/T&R | IC DELAY LINE 256TAP 16-SOIC |
| M83723/75A2232N | CONN PLUG 32POS STRAIGHT W/SCKT |
| DS1005M-200 | IC DELAY LINE 5TAP 200NS 8-DIP |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| DS1007 | 制造商:DALLAS 制造商全稱:Dallas Semiconductor 功能描述:7-1 Silicon Delay Line |
| DS1007-1 | 功能描述:延遲線/計時元素 RoHS:否 制造商:Micrel 功能:Active Programmable Delay Line 傳播延遲時間:1000 ps 工作溫度范圍: 封裝 / 箱體:QFN-24 封裝:Tube |
| DS1007-10 | 功能描述:延遲線/計時元素 RoHS:否 制造商:Micrel 功能:Active Programmable Delay Line 傳播延遲時間:1000 ps 工作溫度范圍: 封裝 / 箱體:QFN-24 封裝:Tube |
| DS1007-11 | 功能描述:延遲線/計時元素 RoHS:否 制造商:Micrel 功能:Active Programmable Delay Line 傳播延遲時間:1000 ps 工作溫度范圍: 封裝 / 箱體:QFN-24 封裝:Tube |
| DS1007-12 | 功能描述:延遲線/計時元素 RoHS:否 制造商:Micrel 功能:Active Programmable Delay Line 傳播延遲時間:1000 ps 工作溫度范圍: 封裝 / 箱體:QFN-24 封裝:Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復。