- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9532 > DS1050Z-25/T&R (Maxim Integrated Products)IC PWM 5-BIT 25KHZ 2-WIRE 8-SOIC PDF資料下載
參數(shù)資料
| 型號： | DS1050Z-25/T&R |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 17/17頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC PWM 5-BIT 25KHZ 2-WIRE 8-SOIC |
| 標準包裝： | 2,500 |
| 類型： | 脈寬調(diào)制器（PWM） |
| PLL： | 無 |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 2:1 |
| 差分 - 輸入:輸出： | 無/無 |
| 頻率 - 最大： | 25kHz |
| 電源電壓： | 2.7 V ~ 5.5 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | * |
| 封裝/外殼： | 8-SOIC（0.154"，3.90mm 寬） |
| 供應商設備封裝： | * |
| 包裝： | 帶卷 (TR) |
DS1050
9 of 17
NOTES:
1.
All voltages are referenced to ground.
2.
ICC specified with outputs open.
3.
I/O pins of fast mode devices must not obstruct the SDA and SCL lines if VCC is switched off.
4.
Address Inputs, A0, A1, and A2, should be tied to either VCC or GND depending on the desired
address selections.
5.
ISTBY specified for VCC between 3.0V and 5.0V, control port logic pins are driven to the appropriate
logic levels.
6.
A fast mode device can be used in a standard mode system, but the requirement
tSU:DAT > 250ns must then be met. This will automatically be the case if the device does not stretch
the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal,
it must output the next data bit to the SDA line tRMAX + tSU:DAT = 1000 + 250=1250ns before the SCL
line is released.
7.
After this period, the first clock pulse is generated.
8.
The maximum tSU:DAT has only to be met if the device does not stretch the LOW period (tLOW) of the
SCL signal.
9.
A device must internally provide a hold time of at least 300ns for the SDA signal (referred to the
VIH MIN of the SCL signal) in order to bridge the undefined region of the falling edge of SCL.
10. CB – total capacitance of one bus line in picofarads, timing referenced to (0.9)(VCC) and (0.1)(VCC).
11. A PWM output duty cycle change will occur with 2 periods of the output frequency when a change is
initiated.
12. The absolute frequency output of the PWM can be expected to fall within a
±20% range from the
nominal specified value of the device.
13. The DS1050 is a 5-bit PWM. The output duty cycles of the device range from 0% to 100% in step
sizes of 3.125%. The “Set PWM Duty Cycle 100%” allows the PWM output to be set to full-on.
14. Absolute Linearity is used to compare measured duty cycle against expected duty cycle as
determined by the DAC setting. The DS1050 is specified to provide an absolute linearity of
±0.5
LSB.
15. Relative Linearity is used to determine the change in duty cycle between adjacent or successive duty
cycle settings. The DS1050 is specified to provide a relative linearity specification of
±0.25 LSB.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MAX3486ESA | IC TXRX RS485/422 2.5MBPS 8SOIC |
| DS1050Z-1/T&R | IC PWM 5-BIT 1KHZ 2-WIRE 8-SOIC |
| DS1050Z-10/T&R | IC PWM 5-BIT 10KHZ 2-WIRE 8-SOIC |
| DS1050P-5/T&R | IC PWM 5-BIT 5KHZ 2-WIRE 8-USOP |
| VI-2NN-IW-B1 | CONVERTER MOD DC/DC 18.5V 100W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS1050Z-5/T&R | 制造商:Maxim Integrated Products 功能描述:IC CLK PWM 5KHZ 1CIRC 8SOIC |
| DS1050Z-5/T&R | 功能描述:IC PWM 5-BIT 5KHZ 2-WIRE 8-SOIC RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標準包裝:1,500 系列:- 類型:時鐘緩沖器/驅(qū)動器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應商設備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT |
| DS1052 | 制造商:DALLAS 制造商全稱:Dallas Semiconductor 功能描述:5-Bit, Programmable, 100kHz Pulse-Width Modulator |
| DS1052U-100 | 功能描述:電壓模式 PWM 控制器 RoHS:否 制造商:Texas Instruments 輸出端數(shù)量:1 拓撲結(jié)構(gòu):Buck 輸出電壓:34 V 輸出電流: 開關(guān)頻率: 工作電源電壓:4.5 V to 5.5 V 電源電流:600 uA 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝 / 箱體:WSON-8 封裝:Reel |
| DS1052U-100+ | 功能描述:電壓模式 PWM 控制器 RoHS:否 制造商:Texas Instruments 輸出端數(shù)量:1 拓撲結(jié)構(gòu):Buck 輸出電壓:34 V 輸出電流: 開關(guān)頻率: 工作電源電壓:4.5 V to 5.5 V 電源電流:600 uA 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝 / 箱體:WSON-8 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復。