- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9371 > DS1342U+ (Maxim Integrated Products)IC RTC I2C W/ALARM 8USOP PDF資料下載
參數(shù)資料
| 型號： | DS1342U+ |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 3/16頁 |
| 文件大小： | 0K |
| 描述： | IC RTC I2C W/ALARM 8USOP |
| 產(chǎn)品培訓(xùn)模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標(biāo)準(zhǔn)包裝： | 50 |
| 類型： | 時鐘/日歷 |
| 特點： | 警報器，閏年，方波輸出 |
| 時間格式： | HH:MM:SS（12/24 小時） |
| 數(shù)據(jù)格式： | YY-MM-DD-dd |
| 接口： | I²C，2 線串口 |
| 電源電壓： | 1.8 V ~ 5.5 V |
| 電壓 - 電源，電池： | 1.3 V ~ 5.5 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 8-TSSOP，8-MSOP（0.118"，3.00mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 8-uMAX |
| 包裝： | 管件 |
11
Maxim Integrated
Low-Current I2C RTCs for High-ESR Crystals
DS1341/DS1342
When the RTC register values match alarm register set-
tings, the corresponding alarm flag bit (A1F or A2F) is
set to 1 in the Control/Status register. If the correspond-
ing alarm interrupt enable bit (A1IE or A2IE) is also set
to 1 in the Control register, the alarm condition activates
the output(s) defined by the ECLK and INTCN bits (see
Table 5).
Control Register (0Eh)
Bit 7: Enable Oscillator (EOSC). When the EOSC bit
is 0, the oscillator is enabled. When this bit is a 1, the
oscillator is disabled. This bit is cleared (0) when power
is first applied.
Bit 6: No Function
Bit 5: Enable Glitch Filter (EGFIL). When the EGFIL bit
is 1, the 5Fs glitch filter at the output of the crystal oscil-
lator is enabled. The glitch filter is disabled when this bit
is 0. Disabling the glitch filter is useful in reducing power
consumption. This bit is cleared (0) when power is first
applied.
Bits 4 and 3: Rate Select (RS[2:1]). These bits con-
trol the frequency of the square-wave output when the
square wave has been enabled. Table 4 shows the
square-wave frequencies that can be selected with the
RS bits. These bits are both set to 1 (32.768kHz) when
power is first applied.
The 32.768kHz oscillator is the source of all square-wave
output frequencies. Frequencies above 1Hz are not con-
ditioned by CLKIN. The 1Hz output is the 32.768kHz oscil-
lator frequency, divided down to 1Hz and conditioned by
CLKIN, provided that the CLKIN frequency differs by no
more than Q0.8% from the crystal frequency. Cycle-to-
cycle jitter of the 1Hz square wave can be up to 2ms.
Bit 2: Interrupt Control (INTCN). This bit controls the
relationship between the two alarms and the interrupt
output pins. When the INTCN bit is 0, a square wave is
output on the SQW/INTB pin, and the state of the ECLK
bit determines the function of the CLKIN/INTA pin (see
Table 5). When the INTCN bit is 1 and the ECLK bit is a
0, a match between the timekeeping registers and the
alarm 1 registers activates the CLKIN/INTA pin (provided
that the alarm is enabled) and a match between the
timekeeping registers and the alarm 2 registers activates
the SQW/INTB pin (provided that the alarm is enabled).
When the INTCN bit is 1 and the ECLK bit is a 1, a match
between the timekeeping registers and the alarm 1
registers or a match between the timekeeping registers
and the alarm 2 registers activates the SQW/INTB pin
(provided that the alarm is enabled). This bit is cleared
(0) when power is first applied.
Bit 1: Alarm 2 Interrupt Enable (A2IE). When the A2IE
bit is 0, the alarm 2 interrupt function is disabled. When
the A2IE bit is 1, the alarm 2 interrupt function is enabled
and is routed to an output, based upon the steering
defined by the INTCN and ECLK bits, as noted in Table
5. Regardless of the state of A2IE, a match between
the timekeeping registers and the alarm 2 registers
(0Bh–0Dh) sets the alarm 2 flag bit (A2F). This bit is
cleared (0) when power is first applied.
Bit 0: Alarm 1 Interrupt Enable (A1IE). When the A1IE
bit is 0, the alarm 1 interrupt function is disabled. When
the A1IE bit is 1, the alarm 1 interrupt function is enabled
and is routed to an output, based upon the steering
defined by the INTCN and ECLK bits, as noted in Table
5. Regardless of the state of A1IE, a match between the
timekeeping registers and the alarm 1 registers (07h–
0Ah) sets the alarm 1 flag bit (A1F). This bit is cleared (0)
when power is first applied.
Control Register Bitmap (0Eh)
Table 4. SQW/INTB Output Settings
Table 5. Interrupt Output Routing
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
EOSC
0
EGFIL
RS2
RS1
INTCN
A2IE
A1IE
0
1
0
RS2
RS1
SQW/INTB
0
1Hz
0
1
4.098kHz
1
0
8.192kHz
1
32.768kHz
INTCN
ECLK
CLKIN/INTA
SQW/INTB
0
A1F + A2F
SQW
0
1
CLKIN Input
SQW
1
0
A1F
A2F
1
CLKIN Input
A1F + A2F
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-BNT-MW-B1 | CONVERTER MOD DC/DC 6.5V 100W |
| VE-B3B-MY-F1 | CONVERTER MOD DC/DC 95V 50W |
| MS3100F22-15S | CONN RCPT 6POS WALL MNT W/SCKT |
| VI-BNT-MV | CONVERTER MOD DC/DC 6.5V 150W |
| ISL23315UFUZ-T7A | IC DGTL POT 256POS 50K 10MSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS1342U+ | 功能描述:實時時鐘 I2C RTC 12pF RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 總線接口:I2C 日期格式:DW:DM:M:Y 時間格式:HH:MM:SS RTC 存儲容量:64 B 電源電壓-最大:5.5 V 電源電壓-最小:1.8 V 最大工作溫度:+ 85 C 最小工作溫度: 安裝風(fēng)格:Through Hole 封裝 / 箱體:PDIP-8 封裝:Tube |
| DS1342U+T&R | 制造商:Maxim Integrated Products 功能描述:I2C RTC 12.5PF UMAX PB FREE T&R - Tape and Reel 制造商:Maxim Integrated Products 功能描述:MXMDS1342U+T&R LOW-CURRENT IC RTCS FOR H 制造商:Maxim Integrated Products 功能描述:IC RTC I2C W/ALARM 8USOP 制造商:Maxim Integrated Products 功能描述:Real Time Clock I2C RTC 12pF |
| DS1342U+T&R | 功能描述:實時時鐘 I2C RTC 12pF RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 總線接口:I2C 日期格式:DW:DM:M:Y 時間格式:HH:MM:SS RTC 存儲容量:64 B 電源電壓-最大:5.5 V 電源電壓-最小:1.8 V 最大工作溫度:+ 85 C 最小工作溫度: 安裝風(fēng)格:Through Hole 封裝 / 箱體:PDIP-8 封裝:Tube |
| DS1342U+TR | 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:Low-Current I2C RTCs for High-ESR Crystals |
| DS1343 | 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:Low-Current SPI/3-Wire RTCs |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。