參數(shù)資料
型號(hào): DS1501YZN+T&R
廠商: Maxim Integrated Products
文件頁(yè)數(shù): 8/22頁(yè)
文件大小: 0K
描述: IC RTC WDOG Y2KC 5.0V 28-SOIC
產(chǎn)品培訓(xùn)模塊: Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
標(biāo)準(zhǔn)包裝: 1,000
類(lèi)型: 時(shí)鐘/日歷
特點(diǎn): 警報(bào)器,閏年,NVSRAM,方波輸出,監(jiān)視計(jì)時(shí)器,Y2K
存儲(chǔ)容量: 256B
時(shí)間格式: HH:MM:SS(24 小時(shí))
數(shù)據(jù)格式: YY-MM-DD-dd
接口: 并聯(lián)
電源電壓: 4.5 V ~ 5.5 V
電壓 - 電源,電池: 2.5 V ~ 3.7 V
工作溫度: -40°C ~ 85°C
安裝類(lèi)型: 表面貼裝
封裝/外殼: 28-SOIC(0.295",7.50mm 寬)
供應(yīng)商設(shè)備封裝: 28-SOIC W
包裝: 帶卷 (TR)
DS1501/DS1511 Y2KC Watchdog Real-Time Clocks
16 of 22
Control B Register (0Fh)
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
TE
CS
BME
TPE
TIE
KIE
WDE
WDS
TE, Transfer Enable Bit (0Fh Bit 7)
When the TE bit is 1, the update transfer functions normally by advancing the counts once per second. When the
TE bit is written to 0, any update transfer is inhibited and the program can initialize the time and calendar bytes
without an update occurring in the midst of initializing. Read cycles can be executed in a similar manner. TE is a
read/write bit that is not modified by internal functions of the DS1501/DS1511.
CS, Crystal Select Bit (0Fh Bit 6)
When CS is set to 0, the oscillator is configured for operation with a crystal that has a 6pF specified load
capacitance. When CS = 1, the oscillator is configured for a 12.5pF crystal. CS is disabled in the DS1511 module
and should be set to CS = 0.
BME, Burst-Mode Enable Bit (0Fh Bit 5)
The burst-mode enable bit allows the extended user RAM address registers to automatically increment for
consecutive reads and writes. When BME is set to 1, the automatic incrementing is enabled; when BME is set to 0,
the automatic incrementing is disabled.
TPE, Time-of-Day/Date Alarm Power-Enable Bit (0Fh Bit 4)
The wakeup feature is controlled through the TPE bit. When the TDF flag bit is set to 1, if TPE is 1, the PWR pin is
driven active. Therefore, setting TPE to 1 enables the wakeup feature. Writing a 0 to TPE disables the wakeup
feature.
TIE, Time-of-Day/Date Alarm Interrupt-Enable Bit (0Fh Bit 3)
The TIE bit allows the TDF flag to assert an interrupt. When the TDF flag bit is set to 1, if TIE is 1, the IRQF flag bit
is set to 1. Writing a 0 to the TIE bit prevents the TDF flag from setting the IRQF flag. This bit is automatically
cleared to logic 0 by the internal power-on reset when power is applied and VCC rises above the power-fail voltage.
KIE, Kickstart Enable-Interrupt Bit (0Fh Bit 2)
The KIE bit allows the KSF flag to assert an interrupt. When the KSF flag bit is set to 1, if KIE is a 1, the IRQF flag
bit is set to 1. Writing a 0 to the KIE bit prevents the KSF flag from setting the IRQF flag. This bit is automatically
cleared to logic 0 by the internal power-on reset when power is applied and VCC rises above the power-fail voltage.
WDE, Watchdog Enable Bit (0Fh Bit 1)
When WDE is set to 1, the watchdog function is enabled, and either the IRQ or RST pin is pulled active, based on
the state of the WDS and WDF bits. This bit is automatically cleared to logic 0 to by the internal power-on reset
when power is applied and VCC rises above the power-fail voltage.
WDS, Watchdog Steering Bit (0Fh Bit 0)
If WDS is 0 when the watchdog flag bit WDF is set to 1, the IRQ pin is pulled low. If WDS is 1 when WDF is set to
1, the watchdog outputs a negative pulse on the RST output. The WDE bit resets to 0 immediately after RST goes
active. This bit is automatically cleared to logic 0 to by the internal power-on reset when power is applied and VCC
rises above the power-fail voltage.
CLOCK OSCILLATOR CONTROL
The clock oscillator can be stopped at any time. To increase the shelf life of a backup lithium-battery source, the
oscillator can be turned off to minimize current drain from the battery. The EOSC bit is used to control the state of
the oscillator, and must be set to 0 for the oscillator to function.
USING THE WATCHDOG TIMER
The watchdog timer can be used to restart an out-of-control processor. The watchdog timer is user programmable
in 10ms intervals ranging from 0.01 seconds to 99.99 seconds. The user programs the watchdog timer by writing
the timeout value into the two BCD watchdog registers (0Ch and 0Dh). The watchdog reloads and restarts
whenever the watchdog times out. Writing the timer will reload and restart the timer. The timer runs while the
相關(guān)PDF資料
PDF描述
VE-B6B-IU-S CONVERTER MOD DC/DC 95V 200W
VI-B4Y-MV-B1 CONVERTER MOD DC/DC 3.3V 99W
VI-2NZ-MY-F4 CONVERTER MOD DC/DC 2V 20W
VE-B63-IU-S CONVERTER MOD DC/DC 24V 200W
VI-B4Y-MU CONVERTER MOD DC/DC 3.3V 132W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DS1503MRAB0 制造商:Thomas & Betts 功能描述:100A,REC,4P5W,MG,503,AB0,220V,SC
DS1504FP00K 制造商:Thomas & Betts 功能描述:100A,CON,4P5W,MG,504,00K,3PY277V
DS1504FP00K/DF1026 制造商:Thomas & Betts 功能描述:100A,CON,4P5W,MG,504,00K,3PY277V
DS1504FR000 制造商:Thomas & Betts 功能描述:100A,REC,4P5W,MG,504,3PY277V
DS1504FR00K 制造商:Thomas & Betts 功能描述:100A,REC,4P5W,MG,504,00K,3PY277,SC