- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9325 > DS1554WP-120 (Maxim Integrated Products)IC RTC RAM Y2K 3.3V 120NS 34-PCM PDF資料下載
參數(shù)資料
| 型號(hào)： | DS1554WP-120 |
| 廠商： | Maxim Integrated Products |
| 文件頁(yè)數(shù)： | 14/18頁(yè) |
| 文件大小： | 0K |
| 描述： | IC RTC RAM Y2K 3.3V 120NS 34-PCM |
| 標(biāo)準(zhǔn)包裝： | 40 |
| 類型： | 時(shí)鐘/日歷 |
| 特點(diǎn)： | 警報(bào)器，閏年，NVSRAM，監(jiān)視計(jì)時(shí)器，Y2K |
| 存儲(chǔ)容量： | 32KB |
| 時(shí)間格式： | HH:MM:SS（24 小時(shí)） |
| 數(shù)據(jù)格式： | YY-MM-DD-dd |
| 接口： | 并聯(lián) |
| 電源電壓： | 2.97 V ~ 3.63 V |
| 電壓 - 電源，電池： | 3V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 34-PowerCap? 模塊 |
| 供應(yīng)商設(shè)備封裝： | 34-PowerCap 模塊 |
| 包裝： | 托盤 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)當(dāng)前第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)
DS1554 256k, Nonvolatile, Y2K-Compliant Timekeeping RAM
5 of 18
DATA-READ MODE
The DS1554 is in the read mode whenever
CE (chip enable) is low and WE (write enable) is high. The
device architecture allows ripple-through access to any valid address location. Valid data will be available
at the DQ pins within tAA after the last address input is stable, providing that CE and OE access times are
satisfied. If
CE or OE access times are not met, valid data will be available at the latter of chip enable
access (tCEA) or at output enable access time (tOEA). The state of the data input/output pins (DQ) is
controlled by
CE and OE. If the outputs are activated before t
AA, the data lines are driven to an
intermediate state until tAA. If the address inputs are changed while CE and OE remain valid, output data
will remain valid for output data hold time (tOH ) but will then go indeterminate until the next address
access.
DATA-WRITE MODE
The DS1554 is in the write mode whenever
WE and CE are in their active state. The start of a write is
referenced to the latter occurring transition of
WE or CE. The addresses must be held valid throughout the
cycle.
CE and WE must return inactive for a minimum of t
WR prior to the initiation of a subsequent read
or write cycle. Data in must be valid tDS prior to the end of the write and remain valid for tDH afterward. In
a typical application, the
OE signal will be high during a write cycle. However, OE can be active
provided that care is taken with the data bus to avoid bus contention. If
OE is low prior to WE
transitioning low, the data bus can become active with read data defined by the address inputs. A low
transition on
WE will then disable the outputs t
WEZ after WE goes active.
DATA-RETENTION MODE
The 5V device is fully accessible and data can be written and read only when VCC is greater than VPF.
However, when VCC is below the power-fail point VPF (point at which write protection occurs) the
internal clock registers and SRAM are blocked from any access. When VCC falls below the battery switch
point VSO (battery supply level), device power is switched from the VCC pin to the internal backup lithium
battery. RTC operation and SRAM data are maintained from the battery until VCC is returned to nominal
levels.
The 3.3V device is fully accessible and data can be written and read only when VCC is greater than VPF.
When VCC falls below VPF, access to the device is inhibited. If VPF is less than VSO, the device power is
switched from VCC to the internal backup lithium battery when VCC drops below VPF. If VPF is greater
than VSO, the device power is switched from VCC to the internal backup lithium battery when VCC drops
below VSO. RTC operation and SRAM data are maintained from the battery until VCC is returned to
nominal levels.
All control, data, and address signals must be powered down when VCC is powered down.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-BNV-IU-F4 | CONVERTER MOD DC/DC 5.8V 200W |
| DS1743W-150 | IC RTC RAM Y2K 3.3V 120NS 28EDIP |
| MCP4442-104E/ST | IC DGTL POT 129TAPS 100K 14TSSOP |
| MCP4241T-502E/ML | IC DGTL POT 5K 2CH 16QFN |
| DS1744WP-120 | IC RTC RAM Y2K 3.3V 120NS 34-PCM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS1554WP-120+ | 功能描述:實(shí)時(shí)時(shí)鐘 256kB NV RAM Timekeeper RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 總線接口:I2C 日期格式:DW:DM:M:Y 時(shí)間格式:HH:MM:SS RTC 存儲(chǔ)容量:64 B 電源電壓-最大:5.5 V 電源電壓-最小:1.8 V 最大工作溫度:+ 85 C 最小工作溫度: 安裝風(fēng)格:Through Hole 封裝 / 箱體:PDIP-8 封裝:Tube |
| DS1554WP-120IND | 功能描述:實(shí)時(shí)時(shí)鐘 RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 總線接口:I2C 日期格式:DW:DM:M:Y 時(shí)間格式:HH:MM:SS RTC 存儲(chǔ)容量:64 B 電源電壓-最大:5.5 V 電源電壓-最小:1.8 V 最大工作溫度:+ 85 C 最小工作溫度: 安裝風(fēng)格:Through Hole 封裝 / 箱體:PDIP-8 封裝:Tube |
| DS1554WP-120IND+ | 功能描述:實(shí)時(shí)時(shí)鐘 256kB NV RAM Timekeeper RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 總線接口:I2C 日期格式:DW:DM:M:Y 時(shí)間格式:HH:MM:SS RTC 存儲(chǔ)容量:64 B 電源電壓-最大:5.5 V 電源電壓-最小:1.8 V 最大工作溫度:+ 85 C 最小工作溫度: 安裝風(fēng)格:Through Hole 封裝 / 箱體:PDIP-8 封裝:Tube |
| DS1554WP-150 | 制造商:DALLAS 制造商全稱:Dallas Semiconductor 功能描述:256K NV Y2KC Timekeeping RAM |
| DS1556 | 制造商:DALLAS 制造商全稱:Dallas Semiconductor 功能描述:1M, Nonvolatile, Y2K-Compliant Timekeeping RAM |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。