- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9318 > DS1672S-2 (Maxim Integrated Products)IC TIMEKEEPER 2V 32-BIT 8-SOIC PDF資料下載
參數(shù)資料
| 型號： | DS1672S-2 |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 4/15頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC TIMEKEEPER 2V 32-BIT 8-SOIC |
| 標(biāo)準(zhǔn)包裝： | 100 |
| 類型： | 二進制計數(shù)器 |
| 特點： | 涓流充電器 |
| 時間格式： | 二進制 |
| 數(shù)據(jù)格式： | 二進制 |
| 接口： | I²C，2 線串口 |
| 電源電壓： | 1.8 V ~ 2.2 V |
| 電壓 - 電源，電池： | 1.3 V ~ 3.63 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 8-SOIC（0.154"，3.90mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 8-SOIC |
| 包裝： | 管件 |
DS1672
12 of 15
Data valid: The state of the data line represents valid data when, after a START condition, the
data line is stable for the duration of the high period of the clock signal. The data on the line must
be changed during the low period of the clock signal. There is one clock pulse per bit of data.
Each data transfer is initiated with a START condition and terminated with a STOP condition.
The number of data bytes transferred between the START and the STOP conditions is not limited,
and is determined by the master device. The information is transferred byte-wise and each
receiver acknowledges with a ninth bit. Within the I
2C bus specifications a standard mode
(100kHz clock rate) and a fast mode (400kHz clock rate) are defined.
Acknowledge: Each receiving device, when addressed, is obliged to generate an acknowledge
after the reception of each byte. The master device must generate an extra clock pulse that is
associated with this acknowledge bit.
A device that acknowledges must pull down the SDA line during the acknowledge clock pulse in
such a way that the SDA line is stable LOW during the HIGH period of the acknowledge related
clock pulse. Of course, setup and hold times must be taken into account. A master must signal an
end of data to the slave by not generating an acknowledge bit on the last byte that has been
clocked out of the slave. In this case, the slave must leave the data line HIGH to enable the master
to generate the STOP condition.
Figures 7 and 8 detail how data transfer is accomplished on the I
2C bus. Depending upon the state of the
R/
W bit, two types of data transfer are possible:
1) Data transfer from a master transmitter to a slave receiver. The first byte transmitted by the
master is the slave address. Next follows a number of data bytes. The slave returns an acknowledge
bit after each received byte.
2) Data transfer from a slave transmitter to a master receiver. The first byte (the slave address) is
transmitted by the master. The slave then returns an acknowledge bit. Next follows a number of data
bytes transmitted by the slave to the master. The master returns an acknowledge bit after all received
bytes other than the last byte. At the end of the last received byte, a “not acknowledge” is returned.
The master device generates all of the serial clock pulses and the START and STOP conditions. A
transfer is ended with a STOP condition or with a repeated START condition. Since a repeated START
condition is also the beginning of the next serial transfer, the bus will not be released.
The DS1672 can operate in the following two modes:
1) Slave receiver mode (DS1672 write mode): Serial data and clock are received through SDA and
SCL. After each byte is received, an acknowledge bit is transmitted. START and STOP conditions are
recognized as the beginning and end of a serial transfer. Address recognition is performed by
hardware after reception of the slave address and direction bit (Figure 7). The slave address byte is the
first byte received after the START condition is generated by the master. The slave address byte
contains the 7-bit DS1672 address, which is 1101000, followed by the direction bit (R/
W), which for
a write is a 0. After receiving and decoding the slave address byte the DS1672 outputs an
acknowledge on the SDA line. After the DS1672 acknowledges the slave address + write bit, the
master transmits a word address to the DS1672. This will set the register pointer on the DS1672, with
the DS1672 acknowledging the transfer. The master may then transmit zero or more bytes of data,
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DS1672-33 | IC TIMEKEEPER 3.3V 32-BIT 8-DIP |
| MCP4361T-502E/ST | IC DGTL POT QUAD 5K 20TSSOP |
| MCP4361T-502E/ML | IC DGTL POT QUAD 5K 20QFN |
| GTC06A-24-79S | CONN PLUG 5POS STRAIGHT W/SCKT |
| M83723/87W2212N | CONN PLUG 12POS STRAIGHT W/PINS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS1672S-2+ | 功能描述:實時時鐘 I2C 32-Bit Binary Counter RTC RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 總線接口:I2C 日期格式:DW:DM:M:Y 時間格式:HH:MM:SS RTC 存儲容量:64 B 電源電壓-最大:5.5 V 電源電壓-最小:1.8 V 最大工作溫度:+ 85 C 最小工作溫度: 安裝風(fēng)格:Through Hole 封裝 / 箱體:PDIP-8 封裝:Tube |
| DS1672S-3 | 功能描述:實時時鐘 I2C 32-Bit Binary Counter RTC RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 總線接口:I2C 日期格式:DW:DM:M:Y 時間格式:HH:MM:SS RTC 存儲容量:64 B 電源電壓-最大:5.5 V 電源電壓-最小:1.8 V 最大工作溫度:+ 85 C 最小工作溫度: 安裝風(fēng)格:Through Hole 封裝 / 箱體:PDIP-8 封裝:Tube |
| DS1672S-3/T&R | 制造商:Maxim Integrated Products 功能描述:REAL TIME CLOCK SERL 8SOIC - Tape and Reel 制造商:Maxim Integrated Products 功能描述:IC TIMEKEEPER 3V 32-BIT 8-SOIC |
| DS1672S-3/T&R | 功能描述:IC TIMEKEEPER 3V 32-BIT 8-SOIC RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 實時時鐘 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類型:時鐘/日歷 特點:警報器，閏年，SRAM 存儲容量:- 時間格式:HH:MM:SS（12/24 小時） 數(shù)據(jù)格式:YY-MM-DD-dd 接口:SPI 電源電壓:2 V ~ 5.5 V 電壓 - 電源，電池:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-WDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:8-TDFN EP 包裝:管件 |
| DS1672S-3/TR | 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:I2C 32-Bit Binary Counter RTC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。