- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9179 > DS1845E-100+T&R (Maxim Integrated Products)IC POT/MEM DUAL NV 100K 14-TSSOP PDF資料下載
參數(shù)資料
| 型號(hào)： | DS1845E-100+T&R |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 10/14頁 |
| 文件大小： | 0K |
| 描述： | IC POT/MEM DUAL NV 100K 14-TSSOP |
| 產(chǎn)品培訓(xùn)模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標(biāo)準(zhǔn)包裝： | 1,000 |
| 接片： | 100，256 |
| 電阻（歐姆）： | 10k，100k |
| 電路數(shù)： | 2 |
| 溫度系數(shù)： | 標(biāo)準(zhǔn)值 750 ppm/°C |
| 存儲(chǔ)器類型： | 非易失 |
| 接口： | I²C（設(shè)備位址） |
| 電源電壓： | 2.7 V ~ 5.5 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 14-TSSOP（0.173"，4.40mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 14-TSSOP |
| 包裝： | 帶卷 (TR) |
DS1845
5 of 14
CURRENT ADDRESS READ
The DS1845 has an internal address register that maintains the address used during the last read or write
operation, incremented by one. This data is maintained as long as VCC is valid. If the most recent
address was the last byte in memory, then the register resets to the first address. This address stays valid
between operations as long as power is available.
Once the device address is clocked in and acknowledged by the DS1845 with the R/W bit set to high, the
current address data word is clocked out. The master does not respond with a zero, but does generate a
stop condition afterwards.
RANDOM READ
A random read requires a dummy byte write sequence to load in the data word address. Once the device
and data address bytes are clocked in by the master, and acknowledged by the DS1845, the master must
generate another start condition. The master now initiates a current address read by sending the device
address with the read/write bit set high. The DS1845 will acknowledge the device address and serially
clocks out the data byte.
SEQUENTIAL ADDRESS READ
Sequential reads are initiated by either a current address read or a random address read. After the master
receives the first data byte, the master responds with an acknowledge. As long as the DS1845 receives
this acknowledge after a byte is read, the master may clock out additional data words from the DS1845.
After reaching address FFh, it resets to address 00h.
The sequential read operation is terminated when the master initiates a stop condition. The master does
not respond with a zero.
For a more detailed description of 2-wire theory of operation, refer to the following section.
2-WIRE SERIAL PORT OPERATION
The 2-wire serial port interface supports a bi-directional data transmission protocol with device
addressing. A device that sends data on the bus is defined as a transmitter, and a device receiving data as
a receiver. The device that controls the message is called a “master.” The devices that are controlled by
the master are “slaves.” The bus must be controlled by a master device that generates the serial clock
(SCL), controls the bus access, and generates the START and STOP conditions. The DS1845 operates as
a slave on the two-wire bus. Connections to the bus are made via the open-drain I/O lines SDA and SCL.
The following I/O terminals control the 2-wire serial port: SDA, SCL, A0, A1, A2. Timing diagrams for
the 2-wire serial port can be found in Figures 2 and 3. Timing information for the 2-wire serial port is
provided in the AC Electrical Characteristics table for 2-wire serial communications.
The following bus protocol has been defined:
-
Data transfer may be initiated only when the bus is not busy.
-
During data transfer, the data line must remain stable whenever the clock line is HIGH. Changes in
the data line while the clock line is HIGH will be interpreted as control signals.
Accordingly, the following bus conditions have been defined:
Bus not busy: Both data and clock lines remain HIGH.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| P3P25814AG-08SR | IC CLOCK GEN 16-128MHZ 8-SOIC |
| 7SB3126BMX1TCG | 1 BIT BUS SWITCH 6UDFN |
| DS1855E-050+T&R | IC RES TEMP-CNTRL 10/50K 14TSSOP |
| DS1855E-010+T&R | IC RES TEMP-CNTRL 10/10K 14TSSOP |
| 7SB3257MUTCG | 1 BIT MUX/DEMUX BUS SWTCH UDFN6 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS1845E-50+T&R | 制造商:Maxim Integrated Products 功能描述:DUAL NV POT & MEM LEAD FREE - Tape and Reel |
| DS1845X-010 | 制造商:DALLAS 制造商全稱:Dallas Semiconductor 功能描述:Dual NV Potentiometer and Memory |
| DS1845X-010/T&R | 制造商:Maxim Integrated Products 功能描述:DUAL NV POT AND MEM BUMP T&R - Tape and Reel 制造商:Maxim Integrated Products 功能描述:IC POT/MEM DUAL NV 10K 14-FCP |
| DS1845X-010/T&R | 功能描述:數(shù)字電位計(jì) IC RoHS:否 制造商:Maxim Integrated 電阻:200 Ohms 溫度系數(shù):35 PPM / C 容差:25 % POT 數(shù)量:Dual 每 POT 分接頭:256 弧刷存儲(chǔ)器:Volatile 緩沖刷: 數(shù)字接口:Serial (3-Wire, SPI) 描述/功能:Dual Volatile Low Voltage Linear Taper Digital Potentiometer 工作電源電壓:1.7 V to 5.5 V 電源電流:27 uA 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TQFN-16 封裝:Reel |
| DS1845X-050 | 制造商:DALLAS 制造商全稱:Dallas Semiconductor 功能描述:Dual NV Potentiometer and Memory |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。