- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376965 > DS2172TN Bit Error Rate Tester BERT PDF資料下載
參數(shù)資料
| 型號： | DS2172TN |
| 英文描述： | Bit Error Rate Tester BERT |
| 中文描述： | 誤碼率測試儀誤碼 |
| 文件頁數(shù)： | 8/21頁 |
| 文件大小： | 213K |
| 代理商： | DS2172TN |
DS2172
8 of 21
6.0 PATTERN CONTROL REGISTER
The Pattern Control Register (PCR) is used to configure the operating parameters of the DS2172 and to
control the patterns being generated and received. Also the PCR is used to control the pattern
synchronizer and the error and bit counters.
PCR: PATTERN CONTROL REGISTER
(Address=06 Hex)
(MSB) (LSB)
TL
QRSS
PS
LC
RL
SYNCE
RESYNC
LPBK
SYMBOL
POSITION
NAME AND DESCRIPTION
TL
PCR.7
Transmit Load.
A low to high transition loads the pattern
generator with the contents of the Pattern Set Registers. PCR.7 is
logically ORed with the input pin TL. Must be cleared and set
again for subsequent loads.
QRSS
PCR.6
Zero Suppression Select.
Forces a 1 into the pattern whenever
the next 14 bit positions are all 0s. Should only be set when
using the QRSS pattern.
0 = Zero suppression disabled
1 = Zero suppression enabled
PS
PCR.5
Pattern Select.
0 = Repetitive Pattern
1 = Pseudorandom Pattern
LC
PCR.4
Latch Count Registers.
A low to high transition latches the bit
and error counts into the user accessible registers BCR and
BECR and clears the internal register count. PCR.4 is logically
OR’ed with input pin LC. Must be cleared and set again for
subsequent loads.
RL
PCR.3
Receive Data Load.
A transition from low to high loads the
previous 32 bits of data received at RDATA into the Pattern
Receive Registers (PRR). PCR.3 is logically OR’ed with input
pin RL. Must be cleared and set again for subsequent latches.
SYNCE
PCR.2
SYNC Enable.
0 = auto resync is enabled.
1 = auto resync is disabled.
RESYNC
PCR.1
Initiate Manual Resync Process.
A low to high transition will
force the DS2172 to resynchronize to the incoming pattern at
RDATA. Must be cleared and set again for a subsequent resync.
LPBK
PCR.0
Transmit/Receive Loopback Select.
When enabled, the
RDATA input is disabled; TDATA continues to output data as
normal. See Figure 1.
0 = loopback disabled
1 = loopback enabled
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DS2172 | Bit Error Rate Tester BERT |
| DS2174DK | Enhanced Bit Error-Rate Tester Design Kit |
| DS2175S | PCM， Other/Special/Miscellaneous |
| DS2175SN | PCM， Other/Special/Miscellaneous |
| DS2176IND | Telecommunication IC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS2172TN/T&R | 功能描述:電信集成電路 RoHS:否 制造商:STMicroelectronics 類型:Telecom IC - Various 工作電源電壓:4.75 V to 5.25 V 電源電流: 工作溫度范圍:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PQFP-100 封裝:Tray |
| DS2172TN+ | 功能描述:電信集成電路 Bit Error Rate Tester (BERT) RoHS:否 制造商:STMicroelectronics 類型:Telecom IC - Various 工作電源電壓:4.75 V to 5.25 V 電源電流: 工作溫度范圍:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PQFP-100 封裝:Tray |
| DS2172TN+T&R | 制造商:Maxim Integrated Products 功能描述:BERT 32P TQFP T&R IND LEAD FREE - Tape and Reel 制造商:Maxim Integrated Products 功能描述:IC BIT ERROR RATE TESTER 32TQFP 制造商:Maxim Integrated Products 功能描述:Telecom ICs Bit Error Rate Tester (BERT) |
| DS2172TN+T&R | 功能描述:電信集成電路 Bit Error Rate Tester (BERT) RoHS:否 制造商:STMicroelectronics 類型:Telecom IC - Various 工作電源電壓:4.75 V to 5.25 V 電源電流: 工作溫度范圍:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PQFP-100 封裝:Tray |
| DS2174 | 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:EBERT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。