參數(shù)資料
型號(hào): DS21Q354DK
廠(chǎng)商: Maxim Integrated Products
文件頁(yè)數(shù): 11/13頁(yè)
文件大?。?/td> 0K
描述: KIT DESIGN FOR DS21Q354
產(chǎn)品培訓(xùn)模塊: Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
標(biāo)準(zhǔn)包裝: 1
主要目的: 電信,調(diào)幀器和線(xiàn)路接口裝置(LIU)
已用 IC / 零件: DS21Q354
DALLAS SEMICONDUCTOR
DS21Q352/DS21Q552/DS21Q354/DS21Q554 Preliminary Data Sheet
December 29, 1998
7
A17
DVSS2
Digital Signal Ground.
A20
DVSS2
Digital Signal Ground.
B11
DVSS2
Digital Signal Ground.
C13
DVSS2
Digital Signal Ground.
A5
DVSS3
Digital Signal Ground.
B7
DVSS3
Digital Signal Ground.
B9
DVSS3
Digital Signal Ground.
C3
DVSS3
Digital Signal Ground.
H20
DVSS4
Digital Signal Ground
L20
DVSS4
Digital Signal Ground
N17
DVSS4
Digital Signal Ground
U13
DVSS4
Digital Signal Ground
U1
INT*
O
Interrupt for all four SCTs.
Y15
JTCLK
I
JTAG Clock.
N1
JTDI
I
JTAG Data Input.
H18
JTDO2
O
JTAG Data Output from SCT2.
V17
JTDO3
O
JTAG Data Output from SCT3.
V19
JTDO4
O
JTAG Data Output from SCT4.
W13
JTMS
I
JTAG Test Mode Select.
V18
JTRST*
I
JTAG Reset.
K2
LIUC
I
Line Interface Connect for all Four SCTs.
T1
MCLK1
I
Master Clock for SCT1 and SCT3.
W20
MCLK2
I
Master Clock for SCT2 and SCT4.
U10
MUX
I
Mux Bus Select.
M2
RCHBLK1
O
Receive Channel Block for SCT1.
G17
RCHBLK2
O
Receive Channel Block for SCT2.
G4
RCHBLK3
O
Receive Channel Block for SCT3.
Y12
RCHBLK4
O
Receive Channel Block for SCT4.
J1
RCHCLK1
O
Receive Channel Clock for SCT1.
D14
RCHCLK2
O
Receive Channel Clock for SCT2.
F3
RCHCLK3
O
Receive Channel Clock for SCT3.
U14
RCHCLK4
O
Receive Channel Clock for SCT4.
N3
RCLK1
O
Receive Clock Output from the Framer on SCT1.
B13
RCLK2
O
Receive Clock Output from the Framer on SCT2.
E3
RCLK3
O
Receive Clock Output from the Framer on SCT3.
M18
RCLK4
O
Receive Clock Output from the Framer on SCT4.
M4
RCLKI1
I
Receive Clock Input for the LIU on SCT1.
A15
RCLKI2
I
Receive Clock Input for the LIU on SCT2.
A4
RCLKI3
I
Receive Clock Input for the LIU on SCT3.
R17
RCLKI4
I
Receive Clock Input for the LIU on SCT4.
M3
RCLKO1
O
Receive Clock Output from the LIU on SCT1.
C14
RCLKO2
O
Receive Clock Output from the LIU on SCT2.
B4
RCLKO3
O
Receive Clock Output from the LIU on SCT3.
T17
RCLKO4
O
Receive Clock Output from the LIU on SCT4.
N2
RD*(DS*)
I
Read Input (Data Strobe)
K4
RFSYNC1
O
Receive Frame Sync (before the receive elastic store) for SCT1.
D17
RFSYNC2
O
Receive Frame Sync (before the receive elastic store) for SCT2.
A2
RFSYNC3
O
Receive Frame Sync (before the receive elastic store) for SCT3.
V14
RFSYNC4
O
Receive Frame Sync (before the receive elastic store) for SCT4.
F1
RLCLK1
O
Receive Link Clock for SCT1.
A12
RLCLK2
O
Receive Link Clock for SCT2.
D3
RLCLK3
O
Receive Link Clock for SCT3.
K18
RLCLK4
O
Receive Link Clock for SCT4.
G2
RLINK1
O
Receive Link Data for SCT1.
A13
RLINK2
O
Receive Link Data for SCT2.
A3
RLINK3
O
Receive Link Data for SCT3.
U12
RLINK4
O
Receive Link Data for SCT4.
相關(guān)PDF資料
PDF描述
GEM43DSEN CONN EDGECARD 86POS .156 EYELET
GEM43DSEH CONN EDGECARD 86POS .156 EYELET
RBM08DCAI-S189 CONN EDGECARD 16POS R/A .156 SLD
GSM11DRYN CONN EDGECARD 22POS DIP .156 SLD
GMM11DRYN CONN EDGECARD 22POS DIP .156 SLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DS21Q354N 功能描述:IC TXRX T1/E1 QD 3.3V IND 256BGA RoHS:否 類(lèi)別:集成電路 (IC) >> 接口 - 電信 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS 產(chǎn)品變化通告:Product Discontinuation 06/Feb/2012 標(biāo)準(zhǔn)包裝:750 系列:*
DS21Q41AFP 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:Framer/Formatter
DS21Q41B 功能描述:網(wǎng)絡(luò)控制器與處理器 IC RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS21Q41BT 功能描述:網(wǎng)絡(luò)控制器與處理器 IC RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS21Q41-BT 制造商:Rochester Electronics LLC 功能描述: 制造商:Maxim Integrated Products 功能描述: