- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1914 > DS21Q41BT (Maxim Integrated Products)IC FRAMER T1 QUAD 128-TQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | DS21Q41BT |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 14/61頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC FRAMER T1 QUAD 128-TQFP |
| 產(chǎn)品培訓(xùn)模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標(biāo)準(zhǔn)包裝： | 72 |
| 控制器類型： | T1 調(diào)幀器 |
| 接口： | 并行/串行 |
| 電源電壓： | 4.5 V ~ 5.5 V |
| 電流 - 電源： | 30mA |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 128-LQFP |
| 供應(yīng)商設(shè)備封裝： | 128-LQFP（14x20） |
| 包裝： | 管件 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當(dāng)前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁
DS21Q41B
21 of 61
PULSE DENSITY ENFORCER
The DS21Q41B always examines both the transmit and receive data streams for violations of the
following rules which are required by ANSI T1.403-1989: - no more than 15 consecutive 0s - at least N
ones in each and every time window of 8 x (N +1) bits where N=1 through 23. Violations for the transmit
and receive data streams are reported in the RIR2.2 and RIR2.1 bits, respectively.
When the CCR3.3 is set to 1, the DS21Q41B will force the transmitted stream to meet this requirement
no matter the content of the transmitted stream. When running B8ZS, the CCR3.3 bit should be set to 0
since B8ZS encoded data streams cannot violate the pulse density requirements.
POWER-UP SEQUENCE
On power-up, after the supplies are stable, the DS21Q41B should be configured for operation by writing
to all of the internal registers (this includes setting the Test Registers to 00Hex) since the contents of the
internal registers cannot be predicted on power-up. Finally, after the TSYSCLK and RSYSCLK inputs
are stable, the ESR bit should be toggled from a 0 to a 1 (this step can be skipped if the elastic stores are
disabled).
4.0 STATUS AND INFORMATION REGISTERS
There is a set of four registers that contain information on the current real time status of the DS21Q41B,
Status Register 1 (SR1), Status Register 2 (SR2), Receive Information Register 1 (RIR1), and Receive
Information Register 2 (RIR2). When a particular event has occurred (or is occurring), the appropriate bit
in one of these four registers will be set to a 1. All of the bits in these registers operate in a latched
fashion. This means that if an event occurs and a bit is set to a 1 in any of the registers, it will remain set
until the user reads that bit. The bit will be cleared when it is read and it will not be set again until the
event has occurred again or if the alarm(s) is still present.
The user will always precede a read of these registers with a write. The byte written to the register will
inform the DS21Q41B which bits the user wishes to read and have cleared. The user will write a byte to
one of these four registers, with a 1 in the bit positions he or she wishes to read and a 0 in the bit positions
he or she does not wish to obtain the latest information on. When a 1 is written to a bit location, the read
register will be updated with current value and it will be cleared. When a 0 is written to a bit position, the
read register will not be updated and the previous value will be held. A write to the status and information
registers will be immediately followed by a read of the same register. The read result should be logically
AND’ed with the mask byte that was just written and this value should be written back into the same
register to insure that the bit does indeed clear. This second write is necessary because the alarms and
events in the status registers occur asynchronously in respect to their access via the parallel port. The
write-read-write scheme is unique to the four status registers and it allows an external microcontroller or
microprocessor to individually poll certain bits without disturbing the other bits in the register. This
operation is key in controlling the DS21Q41B with higher-order software languages.
The SR1 and SR2 registers have the unique ability to initiate a hardware interrupt via the INT output pin.
All four framers within the DS21Q41B share the INT output. Each of the alarms and events in the SR1
and SR2 can be either masked or unmasked from the interrupt pins via the Interrupt Mask Register 1
(IMR1) and Interrupt Mask Register 2 (IMR2) respectively. The user can determine which framer has
active interrupts by polling the Interrupt Status Register (ISR).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DS21Q42T+ | IC FRAMER ENHANCED T1 4X 128TQFP |
| DS21Q43-ATN | IC FRAMER E1 QUAD 5V 128-TQFP |
| DS21Q44T+ | IC FRAMER ENHANCED E1 4X 128TQFP |
| DS21Q50LN | IC TRANSCEIVER E1 QD IND 100LQFP |
| DS21Q55 | IC TXRX QUAD T1/E1/J1 SCT 256BGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS21Q41-BT | 制造商:Rochester Electronics LLC 功能描述: 制造商:Maxim Integrated Products 功能描述: |
| DS21Q41BT+ | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS21Q41BT+T | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS21Q41BTN | 制造商:DALLAS 制造商全稱:Dallas Semiconductor 功能描述:Quad T1 Framer |
| DS21Q41-BTN | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。