- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1994 > DS2417X/T&R (Maxim Integrated Products)IC TIMECHIP W/INTRPT 1WIRE CSP PDF資料下載
參數(shù)資料
| 型號(hào)： | DS2417X/T&R |
| 廠商： | Maxim Integrated Products |
| 文件頁(yè)數(shù)： | 13/15頁(yè) |
| 文件大小： | 0K |
| 描述： | IC TIMECHIP W/INTRPT 1WIRE CSP |
| 標(biāo)準(zhǔn)包裝： | 10,000 |
| 類型： | 二進(jìn)制計(jì)數(shù)器 |
| 特點(diǎn)： | 唯一 ID |
| 時(shí)間格式： | 二進(jìn)制 |
| 數(shù)據(jù)格式： | 二進(jìn)制 |
| 接口： | 1 線 串行 |
| 電源電壓： | 2.5 V ~ 5.5 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 6-XBGA，F(xiàn)CBGA |
| 供應(yīng)商設(shè)備封裝： | 6-覆晶（2.82x2.54） |
| 包裝： | 帶卷 (TR) |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)當(dāng)前第13頁(yè)第14頁(yè)第15頁(yè)
DS2417
HARDWARE CONFIGURATION Figure 6
RX
TX
Open Drain
Port Pin
5 A
Typ.
DS2417 1-WIRE PORT
RX = RECEIVE
TX = TRANSMIT
BUS MASTER
VPUP
DATA
RX
TX
MOSFET
100
5 k
Typ.
1-WIRE BUS SYSTEM
The 1-Wire bus is a system, which has a single bus master and one or more slaves. In all instances the
DS2417 is a slave device. The bus master is typically a microcontroller. The discussion of this bus
system is broken down into three topics: hardware configuration, transaction sequence, and 1-Wire
signaling (signal types and timing). A 1-Wire protocol defines bus transactions in terms of the bus state
during specified time slots that are initiated on the falling edge of sync pulses from the bus master.
HARDWARE CONFIGURATION
The 1-Wire bus has only a single line by definition; it is important that each device on the bus be able to
drive it at the appropriate time. To facilitate this, each device attached to the 1-Wire bus must have open
drain or 3-state outputs. The 1-Wire input of the DS2417 is open drain with an internal circuit equivalent
to that shown in Figure 6. A multidrop bus consists of a 1-Wire bus with multiple slaves attached. The
1-Wire bus has a maximum data rate of 16.3kbits per second and requires a pullup resistor of approxi-
mately 5k
.
The idle state for the 1-Wire bus is high. If for any reason a transaction needs to be suspended, the bus
MUST be left in the idle state if the transaction is to resume. If this does not occur and the bus is left low
for more than 120
s, one or more of the devices on the bus may be reset. Since the DS2417 gets all its
energy for operation through its VDD pin it will NOT perform a power-on reset if the 1-Wire bus is low
for an extended time period.
TRANSACTION SEQUENCE
The protocol for accessing the DS2417 via the 1-Wire port is as follows:
Initialization
ROM Function Command
Clock Function Command
7 of 15
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DS26502LN+ | IC T1/E1/J1 64KCC ELEMENT 64LQFP |
| DS26503LN+ | IC T1/E1/J1 BITS ELEMENT 64-LQFP |
| DS3105LN+ | IC TIMING LINE CARD 64-LQFP |
| DS3106LN+ | IC TIMING LINE CARD 64-LQFP |
| DS3231MZ+ | IC RTC I2C 8SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS2421FP000 | 制造商:Thomas & Betts 功能描述:200A,CON,3P4W,MG,421,3P440V |
| DS2421FR000 | 制造商:Thomas & Betts 功能描述:200A,REC,3P4W,MG,421,3P440V |
| DS2421FRA00 | 制造商:Thomas & Betts 功能描述:200A,REC,3P4W,MG,421,AGL,3P440V |
| DS2421FRAB0 | 制造商:Thomas & Betts 功能描述:200A,REC,3P4W,MG,421,AB0,3P440V |
| DS2421FRABK | 制造商:Thomas & Betts 功能描述:200A,REC,3P4W,MG,421,ABK,3P440V |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。