- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1994 > DS2417X/T&R (Maxim Integrated Products)IC TIMECHIP W/INTRPT 1WIRE CSP PDF資料下載
參數(shù)資料
| 型號： | DS2417X/T&R |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 5/15頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC TIMECHIP W/INTRPT 1WIRE CSP |
| 標(biāo)準(zhǔn)包裝： | 10,000 |
| 類型： | 二進制計數(shù)器 |
| 特點： | 唯一 ID |
| 時間格式： | 二進制 |
| 數(shù)據(jù)格式： | 二進制 |
| 接口： | 1 線 串行 |
| 電源電壓： | 2.5 V ~ 5.5 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 6-XBGA，F(xiàn)CBGA |
| 供應(yīng)商設(shè)備封裝： | 6-覆晶（2.82x2.54） |
| 包裝： | 帶卷 (TR) |
DS2417
INTERRUPT TIMING Figure 11
Time
= 122 s
tINTERVAL
tPULSE
tLATENCY
VINT
Case A: Latency < 0.5
tINTERVAL
13 of 15
Case B: 0 < Latency <
tINTERVAL
Time
= 122 s
tINTERVAL
tPULSE
tLATENCY
VINT
The latency depends on the selected interrupt interval (IS0 to IS2 settings) and the contents of the RTC
counter at the time of writing the device control byte. In Case A, the flip-flop that determines the interval
duration is reset and toggles before half of the interval time is over. In Case B, this flip-flop is set that
generates an immediate interrupt pulse; the latency, therefore, can be up to one full interval duration.
If enabled, the interrupt pulse may also be triggered while reading from or writing to the control byte.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DS26502LN+ | IC T1/E1/J1 64KCC ELEMENT 64LQFP |
| DS26503LN+ | IC T1/E1/J1 BITS ELEMENT 64-LQFP |
| DS3105LN+ | IC TIMING LINE CARD 64-LQFP |
| DS3106LN+ | IC TIMING LINE CARD 64-LQFP |
| DS3231MZ+ | IC RTC I2C 8SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS2421FP000 | 制造商:Thomas & Betts 功能描述:200A,CON,3P4W,MG,421,3P440V |
| DS2421FR000 | 制造商:Thomas & Betts 功能描述:200A,REC,3P4W,MG,421,3P440V |
| DS2421FRA00 | 制造商:Thomas & Betts 功能描述:200A,REC,3P4W,MG,421,AGL,3P440V |
| DS2421FRAB0 | 制造商:Thomas & Betts 功能描述:200A,REC,3P4W,MG,421,AB0,3P440V |
| DS2421FRABK | 制造商:Thomas & Betts 功能描述:200A,REC,3P4W,MG,421,ABK,3P440V |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。