DS3181/DS3182/DS3183/DS3184
279
12.10.2 Receive DS3 Register Map
The receive DS3 uses 11 registers. Two registers are shared for C-Bit and M23 DS3 modes. The M23 DS3 mode
does not use the RFEBER or RCPECR count registers.
Table 12-34. Receive DS3 Framer Register Map
ADDRESS
REGISTER
REGISTER DESCRIPTION
(1,3,5,7)20h
T3 Receive Control Register
(1,3,5,7)22h
—
Reserved
(1,3,5,7)24h
T3 Receive Status Register 1
(1,3,5,7)26h
T3 Receive Status Register 2
(1,3,5,7)28h
T3 Receive Status Register Latched 1
(1,3,5,7)2Ah
T3 Receive Status Register Latched 2
(1,3,5,7)2Ch
T3 Receive Status Register Interrupt Enable 1
(1,3,5,7)2Eh
T3 Receive Status Register Interrupt Enable 2
(1,3,5,7)30h
—
Reserved
(1,3,5,7)32h
—
Reserved
(1,3,5,7)34h
T3 Receive Framing Error Count Register
(1,3,5,7)36h
T3 Receive P-Bit Parity Error Count Register
(1,3,5,7)38h
T3.RFBECR T3 Receive Far-End Block Error Count Register
(1,3,5,7)3Ah
T3.RCPECR T3 Receive C-Bit Parity Error Count Register
(1,3,5,7)3Ch
—
Unused
(1,3,5,7)3Eh
—
Unused
12.10.2.1 Register Bit Descriptions
Register Name:
T3.RCR
Register Description:
T3 Receive Control Register
Register Address:
(1,3,5,7)20h
Bit #
15
14
13
12
11
10
9
8
Name
Reserved
COVHD
MAOD
MDAISI
AAISD
ECC
FECC1
FECC0
Default
0
Bit #
7
6
5
4
3
2
1
0
Name
RAILE
RAILD
RAIOD
RAIAD
ROMD
LIP1
LIP0
FRSYNC
Default
0
Bit 14: C-bit Overhead Masking Disable (COVHD) – When 0, the C-bit positions will be marked as overhead
(RDENn=0). When 1, the C-bit positions will be marked as data (RDENn=1). This bit is ignored in C-bit DS3 mode
or when the ROMD bit is set to one.
Bit 13: Multiframe Alignment OOF Disable (MAOD) – When 0, an OOF condition is declared whenever an
OOMF or SEF condition is declared. When 1, an OOF condition is declared only when an SEF condition is
declared.
Bit 12: Manual Downstream AIS Insertion (MDAISI) – When 0, manual downstream AIS insertion is disabled.
When 1, manual downstream AIS insertion is enabled.
Bit 11: Automatic Downstream AIS Disable (AAISD) – When 0, the presence of a LOS, OOF, or AIS condition
will cause downstream AIS to be inserted. When 1, the presence of a LOS, OOF, or AIS condition will not cause
downstream AIS to be inserted.
Bit 10: Error Count Control (ECC) – When 0, framing errors, P-bit parity errors, C-bit parity errors, and far-end
block errors will not be counted if an OOF or AIS condition is present. P-bit parity errors, C-bit parity errors, and far-
end block errors will also not be counted during the DS3 frame in which an OOF condition is terminated, and the
next DS3 frame. When 1, framing errors, P-bit parity errors, C-bit parity errors, and far-end block errors will be
counted regardless of the presence of an OOF or AIS condition.