- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1916 > DS3902U-530+T&R (Maxim Integrated Products)IC DIGITAL RESISTER EEPROM 8USOP PDF資料下載
參數(shù)資料
| 型號(hào)： | DS3902U-530+T&R |
| 廠商： | Maxim Integrated Products |
| 文件頁(yè)數(shù)： | 11/11頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC DIGITAL RESISTER EEPROM 8USOP |
| 產(chǎn)品培訓(xùn)模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標(biāo)準(zhǔn)包裝： | 3,000 |
| 接片： | 256 |
| 電阻（歐姆）： | 30k，50k |
| 電路數(shù)： | 2 |
| 溫度系數(shù)： | 標(biāo)準(zhǔn)值 ±300 ppm/°C |
| 存儲(chǔ)器類型： | 非易失 |
| 接口： | I²C（設(shè)備位址） |
| 電源電壓： | 2.4 V ~ 5.5 V |
| 工作溫度： | -40°C ~ 95°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 8-TSSOP，8-MSOP（0.118"，3.00mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 8-uMAX |
| 包裝： | 帶卷 (TR) |
| 其它名稱： | 90-3902T+530 |
DS3902
Dual, NV, Variable Resistors
with User EEPROM
_____________________________________________________________________
9
Slave Address Byte: Each slave on the I2C bus
responds to a slave addressing byte sent immediately
following a START condition. The slave address byte
contains the slave address in the most significant 7-bits
and the R/W bit in the least significant bit.
The DS3902’s slave address depends on the state of
the ADD_SEL pin. If ADD_SEL is low, then the slave
address byte is A2h, where the LSB is the R/W bit. If
the R/W bit is 0 (such as in A2h), then master indicates
it will write data to the slave. If R/W = 1 (A3h in this
case), the master will read data from the slave. If an
incorrect slave address is written, the DS3902 will
assume the master is communicating with another I2C
device and ignore the communication until the next
START condition is sent.
On the other hand, if the ADD_SEL pin is a logic high,
then the slave address byte is determined by the Slave
Address register saved in EEPROM (address 00h). The
LSB of the register is not used since it is in the bit loca-
tion of the R/W bit. Refer to the Slave Address and
ADD_SEL Pin section for more information.
Memory Address: During an I2C write operation, the
master must transmit a memory address to identify the
memory location where the slave is to store the data.
The memory address is always the second byte trans-
mitted during a write operation following the slave
address byte.
I2C Communication
Writing a Single Byte to a Slave: The master must
generate a START condition, write the slave address
byte (R/W = 0), write the memory address, write the
byte of data and generate a STOP condition.
Remember the master must read the slave’s acknowl-
edgement during all byte write operations.
Writing Multiple Bytes to a Slave: To write multiple
bytes to a slave the master generates a START condi-
tion, writes the slave address byte (R/W = 0), writes the
memory address, writes up to 2 data bytes and gener-
ates a STOP condition.
The DS3902 is capable of writing 1 or 2 bytes (1 page
or row) with a single write transaction. This is internally
controlled by an address counter that allows data to be
written to consecutive addresses without transmitting a
memory address before each data byte is sent. The
address counter limits the write to one 2-byte page.
Attempts to write to additional pages of memory without
sending a STOP condition between pages results in the
address counter wrapping around to the beginning of
the present row. Each row begins on even memory
addresses.
To prevent address wrapping from occurring, the mas-
ter must send a STOP condition at the end of the page,
and then wait for the bus free or EEPROM write time to
elapse. Then the master may generate a new START
condition, write the slave address byte (R/W = 0), and
the first memory address of the next memory row
before continuing to write data.
Acknowledge Polling: Any time an EEPROM page is
written, the DS3902 requires the EEPROM write time
(tW) after the STOP condition to write the contents of the
page to EEPROM. During the EEPROM write time, the
device will not acknowledge its slave address because
it is busy. It is possible to take advantage of that phe-
nomenon by repeated addressing the DS3902, which
allows the next page to be written as soon as the
DS3902 is ready to receive the data. The alternative to
acknowledge polling is to wait for maximum period of tW
to elapse before attempting to write again to the device.
EEPROM Write Cycles: When EEPROM writes occur,
the DS3902 will write the whole EEPROM memory page
even if only a single byte on the page was modified.
Writes that do not modify all 2-bytes on the page are
allowed and do not corrupt the remaining bytes of
memory on the same page. Because the whole page is
written, bytes on the page that were not modified dur-
ing the transaction are still subject to a write cycle. This
can result in a whole page being worn out over time by
writing a single byte repeatedly. Writing a page one
byte at a time will wear the EEPROM out two times
faster than writing the entire page at once. The
DS3902’s EEPROM write cycles are specified in the
Nonvolatile Memory Characteristics table. The specifi-
cation shown is at the worst case temperature. It is
capable of handling approximately 10x that many
writes at room temperature.
Reading a Single Byte from a Slave: Unlike the write
operation that uses the memory address byte to define
where the data is to be written, the read operation occurs
at the present value of the memory address counter. To
read a single byte from the slave the master generates a
START condition, writes the slave address byte with R/W =
1, reads the data byte with a NACK to indicate the end of
the transfer, and generates a STOP condition.
Manipulating the Address Counter for Reads: A
dummy write cycle can be used to force the address
counter to a particular value. To do this the master gen-
erates a START condition, writes the slave address
byte (R/W = 0), writes the memory address where it
desires to read, generates a repeated START condi-
tion, writes the slave address byte (R/W = 1), reads
data with ACK or NACK as applicable, and generates a
STOP condition.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DS3903E-020/T&R | IC POT NV TRIPLE 128POS 20-TSSOP |
| DS3905U-020 | IC POT NV TRIPLE 128POS 10-USOP |
| DS3906U+T&R | IC RESIST VAR TRPL 10USOP |
| DS3908N+T&R | IC POT DUAL DIGITAL 14-TDFN |
| DS3930E | IC POT NV HEX I/O MEM 20-TSSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS3903 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Triple 128-Position Nonvolatile Digital Potentiometer |
| DS3903E | 功能描述:IC POT NV TRIPLE 128POS 20-TSSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 接片:32 電阻（歐姆）:50k 電路數(shù):1 溫度系數(shù):標(biāo)準(zhǔn)值 50 ppm/°C 存儲(chǔ)器類型:易失 接口:3 線串行（芯片選擇，遞增，增/減） 電源電壓:2.7 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 細(xì)型，TSOT-23-6 供應(yīng)商設(shè)備封裝:TSOT-23-6 包裝:帶卷 (TR) |
| DS3903E+ | 制造商:Maxim Integrated Products 功能描述:DGTL POTENTIOMETER 128POS 10.5KOHM/90KOHM TRIPLE 20TSSOP - Rail/Tube |
| DS3903E-020 | 功能描述:數(shù)字電位計(jì) IC RoHS:否 制造商:Maxim Integrated 電阻:200 Ohms 溫度系數(shù):35 PPM / C 容差:25 % POT 數(shù)量:Dual 每 POT 分接頭:256 弧刷存儲(chǔ)器:Volatile 緩沖刷: 數(shù)字接口:Serial (3-Wire, SPI) 描述/功能:Dual Volatile Low Voltage Linear Taper Digital Potentiometer 工作電源電壓:1.7 V to 5.5 V 電源電流:27 uA 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TQFN-16 封裝:Reel |
| DS3903E-020/R | 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:Triple 128-Position Nonvolatile Digital Potentiometer |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。