- 您現(xiàn)在的位置：買賣IC網 > PDF目錄9178 > DS3930E+T&R (Maxim Integrated Products)IC POT NV HEX I/O MEM 20-TSSOP PDF資料下載
參數(shù)資料
| 型號： | DS3930E+T&R |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 2/12頁 |
| 文件大小： | 0K |
| 描述： | IC POT NV HEX I/O MEM 20-TSSOP |
| 產品培訓模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標準包裝： | 2,500 |
| 接片： | 256 |
| 電阻（歐姆）： | 16.5k |
| 電路數(shù)： | 6 |
| 溫度系數(shù)： | 標準值 ±250 ppm/°C |
| 存儲器類型： | 非易失 |
| 接口： | I²C（設備位址） |
| 電源電壓： | 2.7 V ~ 5.5 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 20-TSSOP（0.173"，4.40mm 寬） |
| 供應商設備封裝： | 20-TSSOP |
| 包裝： | 帶卷 (TR) |
DS3930
Hex Nonvolatile Potentiometer with
I/O and Memory
10
_____________________________________________________________________
terminated with a stop condition. The number of data
bytes transferred between start and stop conditions is
not limited and is determined by the master device. The
information is transferred byte-wise and each receiver
acknowledges with a ninth bit.
Within the bus specifications, a regular mode (100kHz
clock rate) and a fast mode (400kHz clock rate) are
defined. The DS3930 works in both modes.
Acknowledge: Each receiving device, when addressed,
is obliged to generate an acknowledge after the byte has
been received. The master device must generate an
extra clock pulse that is associated with this acknowl-
edge bit.
A device that acknowledges must pull down the SDA
line during the acknowledge clock pulse in such a way
that the SDA line is a stable low during the high period
of the acknowledge-related clock pulse. Of course,
setup and hold times must be taken into account. A
master must signal an end of data to the slave by not
generating an acknowledge bit on the last byte that has
been clocked out of the slave. In this case, the slave
must leave the data line high to enable the master to
generate the stop condition.
Data transfer from a master transmitter to a slave
receiver. The first byte transmitted by the master is the
command/control byte. Next follows a number of data
bytes. The slave returns an acknowledge bit after each
received byte.
Data transfer from a slave transmitter to a master
receiver. The master transmits the first byte (the com-
mand/control byte) to the slave. The slave then returns
an acknowledge bit. Next follows a number of data
bytes transmitted by the slave to the master. The mas-
ter returns an acknowledge bit after all received bytes
other than the last byte. At the end of the last received
byte, a not acknowledge can be returned.
The master device generates all serial clock pulses and
the start and stop conditions. A transfer is ended with a
stop condition or with a repeated start condition. Since
a repeated start condition is also the beginning of the
next serial transfer, the bus is not released.
The DS3930 can operate in the following three modes:
1)
Slave Receiver Mode: Serial data and clock are
received through SDA and SCL, respectively. After
each byte is received, an acknowledge bit is trans-
mitted. Start and stop conditions are recognized as
the beginning and end of a serial transfer. Address
recognition is performed by hardware after the
slave (device) address and direction bit have been
received.
2)
Slave Transmitter Mode: The first byte is received
and handled as in the slave receiver mode.
However, in this mode the direction bit indicates
that the transfer direction is reversed. Serial data is
transmitted on SDA by the DS3930 while the serial
clock is input on SCL. Start and stop conditions are
recognized as the beginning and end of a serial
transfer.
3)
Slave Address: This is the first byte received fol-
lowing the start condition from the master device.
The slave address consists of a 4-bit control code.
For the DS3930, this is set as 1010 binary for
read/write operations. The next bits of the slave
address are the device address (A2–A0). The last
bit of the slave address (R/W) defines the operation
to be performed. When set to a ‘1,’ a read operation
is selected, and when set to a ‘0,’ a write operation
is selected (see Figure 4).
Following the start condition, the DS3930 monitors the
SDA bus checking the device type identifier being
transmitted. Upon receiving the 1010 device identifier,
the appropriate device address bit, and the read/write
bit, the slave device outputs an acknowledge signal on
the SDA line.
MSB
DEVICE
IDENTIFIER
DEVICE
ADDRESS
READ/WRITE
BIT
1
010
A2
A1
A0
R/W
LSB
Figure 4. Slave Address
相關PDF資料 |
PDF描述 |
|---|---|
| 7SB384DTT1G | 1 BIT DIGITAL SWITCH TSOP-5 |
| 7SB384DFT2G | 1 BIT DIGITAL SWITCH SC-88A |
| 7SB385DFT2G | 1 BIT DIGITAL SWITCH SC-88A |
| MAX5420BEUA+T | IC VOLTAGE DIVIDER DGLT 8-UMAX |
| 7SB3257AMX1TCG | 1 BIT MUX/DEMUX BUS SWTCH ULLGA6 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| DS3984 | 制造商:DALLAS 制造商全稱:Dallas Semiconductor 功能描述:4-Channel Cold-Cathode Fluorescent Lamp Controller |
| DS3984T | 制造商:DALLAS 制造商全稱:Dallas Semiconductor 功能描述:4-Channel Cold-Cathode Fluorescent Lamp Controller |
| DS3984T+ | 功能描述:顯示驅動器和控制器 RoHS:否 制造商:Panasonic Electronic Components 工作電源電壓:2.7 V to 5.5 V 最大工作溫度: 安裝風格:SMD/SMT 封裝 / 箱體:QFN-44 封裝:Reel |
| DS3984Z | 制造商:DALLAS 制造商全稱:Dallas Semiconductor 功能描述:4-Channel Cold-Cathode Fluorescent Lamp Controller |
| DS3984Z+ | 制造商:DALLAS 制造商全稱:Dallas Semiconductor 功能描述:4-Channel Cold-Cathode Fluorescent Lamp Controller |
發(fā)布緊急采購，3分鐘左右您將得到回復。