R01UH0025EJ0300 Rev. 3.00
Page xxix of xxxii
Sep 24, 2010
24.3
Port C .............................................................................................................................. 1053
24.3.1
Register Configuration.................................................................................... 1053
24.3.2
Port C Data Registers H and L (PCDRH and PCDRL) .................................. 1054
24.3.3
Port C Port Registers H and L (PCPRH and PCPRL)..................................... 1055
24.4
Port D.............................................................................................................................. 1056
24.4.1
Register Configuration.................................................................................... 1056
24.4.2
Port D Data Register (PDDR) ......................................................................... 1057
24.4.3
Port D Port Registers H and L (PDPRH and PDPRL) .................................... 1058
24.5
Port E .............................................................................................................................. 1059
24.5.1
Register Configuration.................................................................................... 1059
24.5.2
Port E Port Register (PEPR) ........................................................................... 1059
24.6
Port F .............................................................................................................................. 1060
24.6.1
Register Configuration.................................................................................... 1060
24.6.2
Port F Data Register (PFDR) .......................................................................... 1061
24.6.3
Port F Port Register (PFPR)............................................................................ 1062
Section 25 Pin Function Controller (PFC).......................................................1063
25.1
Register Descriptions ...................................................................................................... 1071
25.1.1
Port A I/O Registers H and L (PAIORH and PAIORL) ................................. 1073
25.1.2
Port A Control Registers 1 to 8 (PACR1 to PACR8)...................................... 1074
25.1.3
Port B I/O Registers H and L (PBIORH and PBIORL) .................................. 1084
25.1.4
Port B Control Registers 1 to 8 (PBCR1 to PBCR8) ...................................... 1085
25.1.5
Port C I/O Registers H and L (PCIORH and PCIORL) .................................. 1098
25.1.6
Port C Control Registers 1 to 7 (PCCR1 to PCCR7) ...................................... 1099
25.1.7
Port D I/O Register (PDIOR).......................................................................... 1109
25.1.8
Port D Control Registers 1 to 5 (PDCR1 to PDCR5)...................................... 1110
25.1.9
Port E Control Registers 1 and 2 (PECR1 and PECR2).................................. 1117
25.1.10
Port F I/O Register (PFIOR) ........................................................................... 1119
25.1.11
Port F Control Registers 1 and 2 (PFCR1 and PFCR2) .................................. 1120
25.2
Usage Note...................................................................................................................... 1124
Section 26 On-Chip RAM ...............................................................................1125
26.1
Features........................................................................................................................... 1125
26.2
Usage Notes .................................................................................................................... 1126
26.2.1
Page Conflict................................................................................................... 1126
26.2.2
RAME and RAMWE Bits............................................................................... 1126
Section 27 Power-Down Modes ......................................................................1127
27.1
Features........................................................................................................................... 1127
27.1.1
Power-Down Modes ....................................................................................... 1127