- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376982 > DS80C320MCG (434.89 k) PDF資料下載
參數(shù)資料
| 型號： | DS80C320MCG |
| 英文描述： | (434.89 k) |
| 中文描述： | （434.89十一） |
| 文件頁數(shù)： | 4/38頁 |
| 文件大?。?/td> | 434K |
| 代理商： | DS80C320MCG |
第1頁第2頁第3頁當(dāng)前第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁
DS80C320/DS80C323
110196 4/38
PIN DESCRIPTION
Table 1
DIP
40
PLCC
44
TQFP
38
SIGNAL
NAME
V
CC
GND
DESCRIPTION
V
CC
–
+5V.
GND
–
Digital circuit ground.
RST – Input
. The RST input pin contains a schmitt voltage input to
recognize external active high Reset inputs. The pin also employs an
internal pull–down resistor to allow for a combination of wired OR
external Reset sources. An RC is not required for power–up, as the
device provides this function internally.
20
22, 23
16, 17
9
10
4
RST
18
19
20
21
14
15
XTAL2
XTAL1
XTAL1, XTAL2
–
The crystal oscillator pins XTAL1 and XTAL2 pro-
vide support for parallel resonant, AT cut crystals. XTAL1 acts also as
an input in the event that an external clock source is used in place of
a crystal. XTAL2 serves as the output of the crystal amplifier.
29
32
26
PSEN
PSEN – Output
. The Program Store Enable output. This signal is
commonly connected to external ROM memory as a chip enable.
PSEN will provide an active low pulse width of 2.25 XTAL1 cycles
with a period of four XTAL1 cycles. PSEN is driven high when data
memory (RAM) is being accessed through the bus and during a reset
condition.
30
33
27
ALE
ALE – Output
. The Address Latch Enable output functions as a clock
to latch the external address LSB from the multiplexed address/data
bus. This signal is commonly connected to the latch enable of an
external 373 family transparent latch. ALE has a pulse width of 1.5
XTAL1 cycles and a period of four XTAL1 cycles. ALE is forced high
when the device is in a Reset condition.
39
38
37
36
35
34
33
32
43
42
41
40
39
38
37
36
37
36
35
34
33
32
31
30
AD0
AD1
AD2
AD3
AD4
AD5
AD6
AD7
AD0–7 (Port 0) – I/O.
Port 0 is the multiplexed address/data bus. Dur-
ing the time when ALE is high, the LSB of a memory address is pres-
ented. When ALE falls, the port transitions to a bidirectional data bus.
This bus is used to read external ROM and read/write external RAM
memory or peripherals. The Port 0 has no true port latch and can not
be written directly by software. The reset condition of Port 0 is high.
No pull–up resistors are needed.
1–8
2–9
40–44
1–3
P1.0–P1.7
Port 1 – I/O
. Port 1 functions as both an 8–bit bidirectional I/O port and
an alternate functional interface for Timer 2 I/O, new External Inter-
rupts, and new Serial Port 1. The reset condition of Port 1 is with all
bits at a logic 1. In this state, a weak pull–up holds the port high. This
condition also serves as an input mode, since any external circuit that
writes to the port will overcome the weak pull–up. When software
writes a 0 to any port pin, the device will activate a strong pull–down
that remains on until either a 1 is written or a reset occurs. Writing a
1 after the port has been at 0 will cause a strong transition driver to
turn on, followed by a weaker sustaining pull–up. Once the momen-
tary strong driver turns off, the port once again becomes the output
high (and input) state. The alternate modes of Port 1 are outlined as
follows:
1
2
3
4
5
6
7
8
2
3
4
5
6
7
8
9
40
41
42
43
44
1
2
3
Port
P1.0
P1.1
P1.2
P1.3
P1.4
P1.5
P1.6
P1.7
Alternate Function
T2
External I/O for Timer/Counter 2
T2EX
Timer/Counter 2 Capture/Reload Trigger
RXD1
Serial Port 1 Input
TXD1
Serial Port 1 Output
INT2
External Interrupt 2 (Positive Edge Detect)
INT3
External Interrupt 3 (Negative Edge Detect)
INT4
External Interrupt 4 (Positive Edge Detect)
INT5
External Interrupt 5 (Negative Edge Detect)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DS80C320MNG | (434.89 k) |
| DS80C323ENG | Microprocessor |
| DS80C323MCG | Microprocessor |
| DS80C323QCG | Microprocessor |
| DS80C390 | Dual CAN High-Speed Microprocessor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS80C320-MCG | 功能描述:8位微控制器 -MCU High-Speed Low-Power RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| DS80C320MCG+ | 制造商:Maxim Integrated Products 功能描述:DS80C320 8bit microcontroller,25MHz |
| DS80C320-MCG+ | 功能描述:8位微控制器 -MCU High-Speed Low-Power RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| DS80C320-MCL | 功能描述:8位微控制器 -MCU High-Speed Low-Power RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| DS80C320MCL+ | 制造商:DSC 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。