- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄358702 > DS89C21TMX Transceiver PDF資料下載
參數(shù)資料
| 型號： | DS89C21TMX |
| 元件分類： | 收發(fā)器 |
| 英文描述： | Transceiver |
| 中文描述： | 收發(fā)器 |
| 文件頁數(shù)： | 24/48頁 |
| 文件大?。?/td> | 934K |
| 代理商： | DS89C21TMX |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁當前第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
DS89C430/DS89C440/DS89C450 Ultra-High-Speed Flash Microcontrollers
24 of 48
Table 4. In-Application Programming Commands
FC3:FC0
COMMAND
OPERATION
0000
Read Mode
Default state. All flash blocks are in read mode.
Note:
The upper bank
of flash memory is inaccessible for execution unless the FC3:0 bits are
in the read mode (0000b) state.
0001
Verify Option Control Register
Read data from the option control register. Data is available in the
FDATA at the end of the following machine cycle. FDATA.3 is the logic
value of the watchdog POR default setting.
0010
Verify Security Block
Read a byte of data from the security block. After the address byte is
written to the FDATA, data is available in the FDATA at the end of the
following machine cycle. (Lock bits are addressed at 40h and
FDATA.5:3 are the logic value of LB1, LB2 and LB3, respectively.)
0011
Verify Upper Program
Memory Bank
Read a byte of data from upper flash memory bank (address range
from 2000h to 3FFFh). The first and second byte writes to the FDATA
are the upper and lower byte of the address. Data is available in the
FDATA at the end of the following machine cycle after the second
address byte is written.
0100
Reserved for Future Use
This command should not be modified by user programs.
1000
Reserved for Future Use
This command should not be modified by user programs.
1001
Write Option Control Register
Write to the option control register as data is written to FDATA. Bit 3 of
the data byte represents the watchdog POR default setting.
Write a byte of data to the security block at a selected locations
addressed by the first byte write to the FDATA. The second write to the
FDATA is the data byte. (Lock bits are addressed at 40h and the
FDATA 5:3 represents lock bits LB3, LB2, and LB1, respectively.)
Write a byte of code to the upper flash memory bank (address range
from 2000h to 3FFFh). The first and second byte writes to the FDATA
are the upper byte and the lower byte of the address. The third write to
the FDATA is the data byte.
Erase the option control register. The contents of this register are
returned to FFh. This operation disables the watchdog reset function on
power-up.
Erase the security flash block that contains the 64-byte encryption array
and the lock bits. The content of every memory location is turned into
FFh.
1010
Write Security Block
1011
Write Upper Program
Memory Bank
1100
Erase Option Control Register
1101
Erase Security Block
1110
Erase Upper Program
Memory Bank
Erase the upper bank of flash memory bank. The contents of every
memory location are returned to FFh.
1111
System Reset
This command is used to cause a system reset.
The flash command bits are cleared to 0 on all forms of reset, and it is important for the user software to clear
these bits to 0 to return the flash memory to read mode from erase/program operation. This setting is a “no
operation” condition for the MMU, which allows the processor to return to its normal execution. Note that the busy
and error flags have no function in normal flash-read mode.
The FCNTL SFR can only be written using timed access. This procedure provides protection against inadvertent
erase/program operation on the flash memory. Any command written to the FCNTL during a flash operation is
ignored (FBUSY = 0). To ensure data integrity, an erase command sequence should be reinitiated if an erase or
program operation is interrupted by a reset.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DSDK101 | Low-Cost Demo Kit Motherboard |
| E.FL-LP-040 | CABLE ; Connector type A:MFD-Titan; Connector type B:MFD-Titan; Length, lead:5m |
| E15R8-FREQ-OUT14 | CRYSTAL OSCILLATOR, CLOCK, 30 MHz - 200 MHz, ECL OUTPUT |
| E1L51-AW0A4-05 | T-1 3/4 SINGLE COLOR LED, WHITE, 5 mm |
| E1SBA10-9.8304MTR | QUARTZ CRYSTAL RESONATOR, 9.8304 MHz |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS89C21TMX/NOPB | 功能描述:RS-422接口集成電路 RoHS:否 制造商:Texas Instruments 數(shù)據(jù)速率: 工作電源電壓:5 V 電源電流:35 mA 工作溫度范圍: 安裝風(fēng)格:Through Hole 封裝 / 箱體:PDIP-16 封裝:Tube |
| DS89C386 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Twelve Channel CMOS Differential Line Receiver |
| DS89C386TMEA | 功能描述:總線接收器 RoHS:否 制造商:Texas Instruments 接收機數(shù)量:4 接收機信號類型:Differential 接口類型:EIA/TIA-422-B, V.11 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:TSSOP-16 封裝:Reel |
| DS89C386TMEA/NOPB | 功能描述:總線接收器 RoHS:否 制造商:Texas Instruments 接收機數(shù)量:4 接收機信號類型:Differential 接口類型:EIA/TIA-422-B, V.11 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:TSSOP-16 封裝:Reel |
| DS89C386TMEAX | 制造商:Texas Instruments 功能描述:Twelve Receiver RS-422 48-Pin SSOP T/R |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。