- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄299013 > DSD1793DBR 24 BIT 192 KHZ SAMPLING ADVANCED SEGMENT AUDIO STEREO DIGITAL TO ANALOG CONVERTER PDF資料下載
參數(shù)資料
| 型號： | DSD1793DBR |
| 元件分類： | DAC |
| 英文描述： | 24 BIT 192 KHZ SAMPLING ADVANCED SEGMENT AUDIO STEREO DIGITAL TO ANALOG CONVERTER |
| 中文描述： | 24位192千赫采樣高級分段音頻立體聲數(shù)模轉(zhuǎn)換器 |
| 文件頁數(shù)： | 9/47頁 |
| 文件大?。?/td> | 428K |
| 代理商： | DSD1793DBR |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁
DSD1793
SLES075A MARCH 2003 REVISED JANUARY 2004
www.ti.com
17
AUDIO DATA INTERFACE
Audio Serial Interface
The audio interface port is a 3-wire serial port. It includes PLRCK (pin 1), PBCK (pin 2), and PDATA (pin 3). PBCK
is the serial audio bit clock, and it is used to clock the serial data present on PDATA into the serial shift register of
the audio interface. Serial data is clocked into the DSD1793 on the rising edge of PBCK. PLRCK is the serial audio
left/right word clock.
The DSD1793 requires the synchronization of PLRCK and the system clock, but does not need a specific phase
relation between PLRCK and the system clock.
If the relationship between PLRCK and the system clock changes more than
±6 PBCK, internal operation is initialized
within 1/fS and analog outputs are forced to the bipolar zero level until resynchronization between PLRCK and the
system clock is completed.
PCM Audio Data Formats and Timing
The DSD1793 supports industry-standard audio data formats, including standard right-justified, I2S, and left-justified.
The data formats are shown in Figure 27. Data formats are selected using the format bits, FMT[2:0], in control register
18. The default data format is 24-bit I2S. All formats require binary 2s complement, MSB-first audio data. Figure 26
shows a detailed timing diagram for the serial audio interface.
PDATA
t(BCH)
1.4 V
PBCK
PLRCK
t(BCL)
t(LB)
t(BCY)
t(DS)
t(DH)
1.4 V
t(BL)
PARAMETERS
MIN
MAX
UNITS
t(BCY)
PBCK pulse cycle time
70
ns
t(BCL)
PBCK pulse duration, LOW
30
ns
t(BCH)
PBCK pulse duration, HIGH
30
ns
t(BL)
PBCK rising edge to PLRCK edge
10
ns
t(LB)
PLRCK edge to PBCK rising edge
10
ns
t(DS)
PDATA setup time
10
ns
t(DH)
PDATA hold time
10
ns
—
PLRCK clock data
50%
± 2 bit clocks
Figure 26. Timing of Audio Interface
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DSKW3022 | DC-DC REG PWR SUPPLY MODULE |
| DSS-2612-330R | 1 ELEMENT, 33 uH, GENERAL PURPOSE INDUCTOR, SMD |
| DSS9NC51H223Q55J | 1 FUNCTIONS, 50 V, 6 A, DATA LINE FILTER |
| DSS9NC52A101Q55J | 1 FUNCTIONS, 100 V, 6 A, DATA LINE FILTER |
| DSS9NC52A220Q55J | 1 FUNCTIONS, 100 V, 6 A, DATA LINE FILTER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DSD1793DBRG4 | 功能描述:音頻數(shù)/模轉(zhuǎn)換器 IC 24-Bit 192kHz Smplng Adv Stg Stereo DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量: 分辨率:16 bit 接口類型:I2S, UBS 轉(zhuǎn)換速率: 信噪比:98 dB 工作電源電壓:5 V DAC 輸出端數(shù)量:2 工作溫度范圍:- 25 C to + 85 C 電源電流:23 mA 安裝風格:SMD/SMT 封裝 / 箱體:TQFP-32 封裝:Reel |
| DSD1794 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:24-BIT, 192-kHz SAMPLING, ADVANCED SEGMENT, AUDIO STRRO DIGITAL-TO-ALALOG CONVERTER |
| DSD1794A | 制造商:TI 制造商全稱:Texas Instruments 功能描述:24-BIT,192-kHz SAMPLING, ADVANCED SEGMENT, AUDIO STEREO DIGITAL-TO-ANALOG CONVERTER |
| DSD1794ADB | 功能描述:音頻數(shù)/模轉(zhuǎn)換器 IC 24B 192 kHz Stereo Audio DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量: 分辨率:16 bit 接口類型:I2S, UBS 轉(zhuǎn)換速率: 信噪比:98 dB 工作電源電壓:5 V DAC 輸出端數(shù)量:2 工作溫度范圍:- 25 C to + 85 C 電源電流:23 mA 安裝風格:SMD/SMT 封裝 / 箱體:TQFP-32 封裝:Reel |
| DSD1794ADBG4 | 功能描述:音頻數(shù)/模轉(zhuǎn)換器 IC 24B 192 kHz Stereo Audio DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量: 分辨率:16 bit 接口類型:I2S, UBS 轉(zhuǎn)換速率: 信噪比:98 dB 工作電源電壓:5 V DAC 輸出端數(shù)量:2 工作溫度范圍:- 25 C to + 85 C 電源電流:23 mA 安裝風格:SMD/SMT 封裝 / 箱體:TQFP-32 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復。