參數(shù)資料
型號: DSP56311VL150
廠商: Freescale Semiconductor
文件頁數(shù): 19/96頁
文件大?。?/td> 0K
描述: IC DSP 24BIT FIXED POINT 196-BGA
標準包裝: 126
系列: DSP56K/Symphony
類型: 定點
接口: 主機接口,SSI,SCI
時鐘速率: 150MHz
非易失內存: ROM(576 B)
芯片上RAM: 384kB
電壓 - 輸入/輸出: 3.30V
電壓 - 核心: 1.80V
工作溫度: -40°C ~ 100°C
安裝類型: 表面貼裝
封裝/外殼: 196-LBGA
供應商設備封裝: 196-MAPBGA(15x15)
包裝: 托盤
DSP56311 Technical Data, Rev. 8
2-6
Freescale Semiconductor
Specifications
2.4.3
Phase Lock Loop (PLL) Characteristics
Table 2-5.
Clock Operation
No.
Characteristics
Symbol
150 MHz
Min
Max
1
Frequency of EXTAL (EXTAL Pin Frequency)
The rise and fall time of this external clock should be 3 ns maximum.
Ef
0
150.0
2
EXTAL input high1, 2
With PLL disabled (46.7%–53.3% duty cycle
6)
With PLL enabled (42.5%–57.5% duty cycle6)
ETH
3.11 ns
2.83 ns
157.0
s
3
EXTAL input low1, 2
With PLL disabled (46.7%–53.3% duty cycle
6)
With PLL enabled (42.5%–57.5% duty cycle6)
ETL
3.11 ns
2.83 ns
157.0
s
4
EXTAL cycle time
2
With PLL disabled
With PLL enabled
ETC
6.67 ns
273.1
s
5
Internal clock change from EXTAL fall with PLL disabled
4.3 ns
11.0 ns
6
a.Internal clock rising edge from EXTAL rising edge with PLL enabled (MF = 1 or 2 or
4, PDF = 1, Ef > 15 MHz)
3,5
b. Internal clock falling edge from EXTAL falling edge with PLL enabled (MF
≤4, PDF
≠ 1, Ef / PDF > 15 MHz)3,5
0.0 ns
1.8 ns
7
Instruction cycle time = ICYC = TC
4
(see Figure 2-4) (46.7%–53.3% duty cycle)
With PLL disabled
With PLL enabled
ICYC
13.33 ns
6.7 ns
8.53
s
Notes:
1.
Measured at 50 percent of the input transition.
2.
The maximum value for PLL enabled is given for minimum VCO frequency (see Table 2-4) and maximum MF.
3.
Periodically sampled and not 100 percent tested.
4.
The maximum value for PLL enabled is given for minimum VCO frequency and maximum DF.
5.
The skew is not guaranteed for any other MF value.
6.
The indicated duty cycle is for the specified maximum frequency for which a part is rated. The minimum clock high or low time
required for correction operation, however, remains the same at lower operating frequencies; therefore, when a lower clock
frequency is used, the signal symmetry may vary from the specified duty cycle as long as the minimum high time and low time
requirements are met.
Table 2-6.
PLL Characteristics
Characteristics
150 MHz
Unit
Min
Max
Voltage Controlled Oscillator (VCO) frequency when PLL enabled
(MF
× Ef × 2/PDF)
30
300
MHz
PLL external capacitor (PCAP pin to VCCP) (CPCAP
1)
@ MF
≤4
@ MF > 4
(580
× MF) 100
830 × MF
(780
× MF) 140
1470
× MF
pF
Note:
CPCAP is the value of the PLL capacitor (connected between the PCAP pin and VCCP) computed using the appropriate expression
listed above.
相關PDF資料
PDF描述
VI-B52-CY-F2 CONVERTER MOD DC/DC 15V 50W
XC9536XL-10VQG64I IC CPLD 36MCRCELL 10NS 64VQFP
DSP56311VF150 IC DSP 24BIT 150MHZ 196-BGA
GCB13DHRD CONN CARD EXTEND 26POS .050" SLD
LT3083ET#TRPBF IC REG LDO ADJ 3A TO-220-5
相關代理商/技術參數(shù)
參數(shù)描述
DSP56311VL150B1 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC 24 BIT DSP PBFREE RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時器數(shù)量:3 設備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風格:SMD/SMT
DSP56311VL150R2 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC 24 BIT DSP PBFREE RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時器數(shù)量:3 設備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風格:SMD/SMT
DSP56311VL160 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC 24 BIT DSP PBFREE RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時器數(shù)量:3 設備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風格:SMD/SMT
DSP56321 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:24-Bit Digital Signal Processor
DSP56321EVM 功能描述:開發(fā)板和工具包 - 其他處理器 DSP56321EVM RoHS:否 制造商:Freescale Semiconductor 產品:Development Systems 工具用于評估:P3041 核心:e500mc 接口類型:I2C, SPI, USB 工作電源電壓: