- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄19359 > DSP56311VL150R2 (Freescale Semiconductor)IC DSP 24BIT 150MHZ 196-MAPBGA PDF資料下載
參數(shù)資料
| 型號： | DSP56311VL150R2 |
| 廠商： | Freescale Semiconductor |
| 文件頁數(shù)： | 89/96頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DSP 24BIT 150MHZ 196-MAPBGA |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | DSP56K/Symphony |
| 類型： | 定點 |
| 接口： | 主機接口，SSI，SCI |
| 時鐘速率： | 150MHz |
| 非易失內(nèi)存： | ROM（576 B） |
| 芯片上RAM： | 384kB |
| 電壓 - 輸入/輸出： | 3.30V |
| 電壓 - 核心： | 1.80V |
| 工作溫度： | -40°C ~ 100°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 196-LBGA |
| 供應(yīng)商設(shè)備封裝： | 196-MAPBGA（15x15） |
| 包裝： | 剪切帶 (CT) |
| 其它名稱： | DSP56311VL150R2CT |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁當(dāng)前第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁
External Memory Expansion Port (Port A)
DSP56311 Technical Data, Rev. 8
Freescale Semiconductor
1-5
1.5.2
External Data Bus
1.5.3
External Bus Control
Table 1-7.
External Data Bus Signals
Signal
Name
Type
State During
Reset
State During
Stop or Wait
Signal Description
D[0–23]
Input/ Output
Ignored Input
Last state:
Input: Ignored
Output:
Last value
Data Bus—When the DSP is the bus master, D[0–23] are active-high,
bidirectional input/outputs that provide the bidirectional data bus for
external program and data memory accesses. Otherwise, D[0–23]
drivers are tri-stated. If the last state is output, these lines have weak
keepers to maintain the last output state if all drivers are tri-stated.
Table 1-8.
External Bus Control Signals
Signal
Name
Type
State During Reset,
Stop, or Wait
Signal Description
AA[0–3]
RAS[0–3]
Output
Tri-stated
Address Attribute—When defined as AA, these signals can be used as chip selects
or additional address lines. The default use defines a priority scheme under which
only one AA signal can be asserted at a time. Setting the AA priority disable (APD) bit
(Bit 14) of the Operating Mode Register, the priority mechanism is disabled and the
lines can be used together as four external lines that can be decoded externally into
16 chip select signals.
Row Address Strobe—When defined as RAS, these signals can be used as RAS for
DRAM interface. These signals are tri-statable outputs with programmable polarity.
Note: DRAM access is not supported above 100 MHz.
RD
Output
Tri-stated
Read Enable—When the DSP is the bus master, RD is an active-low output that is
asserted to read external memory on the data bus (D[0–23]). Otherwise, RD is tri-
stated.
WR
Output
Tri-stated
Write Enable—When the DSP is the bus master, WR is an active-low output that is
asserted to write external memory on the data bus (D[0–23]). Otherwise, the signals
are tri-stated.
TA
Input
Ignored Input
Transfer Acknowledge—If the DSP56311 is the bus master and there is no external
bus activity, or the DSP56311 is not the bus master, the TA input is ignored. The TA
input is a data transfer acknowledge (DTACK) function that can extend an external
bus cycle indefinitely. Any number of wait states (1, 2. . .infinity) can be added to the
wait states inserted by the bus control register (BCR) by keeping TA deasserted. In
typical operation, TA is deasserted at the start of a bus cycle, asserted to enable
completion of the bus cycle, and deasserted before the next bus cycle. The current
bus cycle completes one clock period after TA is deasserted. The number of wait
states is determined by the TA input or by the BCR, whichever is longer. The BCR
sets the minimum number of wait states in external bus cycles. In order to use the TA
functionality, the BCR must be programmed to at least one wait state. A zero wait
state access cannot be extended by TA deassertion.
At operating frequencies
≤100 MHz, TA can operate synchronously (with respect to
CLKOUT) or asynchronously depending on the setting of the TAS bit in the Operating
Mode Register (OMR). If synchronous mode is selected, the user is responsible for
ensuring that TA transitions occur synchronous to CLKOUT to ensure correct
operation. Synchronous operation is not supported above 100 MHz and the
OMR[TAS] bit must be set to synchronize the TA signal with the internal clock.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ASM30DRSH-S288 | CONN EDGECARD 60POS .156 EXTEND |
| T491X107K016AH | CAP TANT 100UF 16V 10% 2917 |
| UBA2015AP/1,112 | IC LAMP DVR FLUORES 600V 20-DIP |
| DS1621S+T&R | IC THERMOMETER/STAT DIG 8-SOIC |
| VI-B6Y-CX-F3 | CONVERTER MOD DC/DC 3.3V 49.5W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DSP56311VL160 | 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC 24 BIT DSP PBFREE RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT |
| DSP56321 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:24-Bit Digital Signal Processor |
| DSP56321EVM | 功能描述:開發(fā)板和工具包 - 其他處理器 DSP56321EVM RoHS:否 制造商:Freescale Semiconductor 產(chǎn)品:Development Systems 工具用于評估:P3041 核心:e500mc 接口類型:I2C, SPI, USB 工作電源電壓: |
| DSP56321EVMUM | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP56321 EVM User＇s Manual |
| DSP56321FC200 | 制造商:Freescale Semiconductor 功能描述:HIP7 56321 200MHZ DSP - Trays |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。