參數(shù)資料
型號: DSP56854FGE
廠商: Freescale Semiconductor
文件頁數(shù): 10/60頁
文件大?。?/td> 0K
描述: IC DSP 16BIT 120MHZ 128-LQFP
標(biāo)準包裝: 72
系列: 568xx
核心處理器: 56800E
芯體尺寸: 16-位
速度: 120MHz
連通性: EBI/EMI,SCI,SPI,SSI
外圍設(shè)備: DMA,POR,WDT
輸入/輸出數(shù): 41
程序存儲器容量: 32KB(16K x 16)
程序存儲器類型: SRAM
RAM 容量: 16K x 16
電壓 - 電源 (Vcc/Vdd): 1.62 V ~ 1.98 V
振蕩器型: 外部
工作溫度: -40°C ~ 85°C
封裝/外殼: 128-LQFP
包裝: 托盤
56854 Technical Data, Rev. 6
18
Freescale Semiconductor
15
MODA
GPIOH0
Input
Input/Output
Mode Select (MODA)—During the bootstrap process MODA
selects one of the eight bootstrap modes.
Port H GPIO (0)—This pin is a General Purpose I/O (GPIO) pin
after the bootstrap process has completed.
16
MODB
GPIOH1
Input
Input/Output
Mode Select (MODB)—During the bootstrap process MODB
selects one of the eight bootstrap modes.
Port H GPIO (1)—This pin is a General Purpose I/O (GPIO) pin
after the bootstrap process has completed.
17
MODC
GPIOH2
Input
Input/Output
Mode Select (MODC)—During the bootstrap process MODC
selects one of the eight bootstrap modes.
Port H GPIO (2)—This pin is a General Purpose I/O (GPIO) pin
after the bootstrap process has completed.
35
RESET
Input
Reset (RESET)—This input is a direct hardware reset on the
processor. When RESET is asserted low, the device is initialized
and placed in the Reset state. A Schmitt trigger input is used for
noise immunity. When the RESET pin is deasserted, the initial chip
operating mode is latched from the MODA, MODB, and MODC
pins.
To ensure complete hardware reset, RESET and TRST should be
asserted together. The only exception occurs in a debugging
environment when a hardware reset is required and it is necessary
not to reset the JTAG/Enhanced OnCE module. In this case, assert
RESET, but do not assert TRST.
34
RSTO
Output
Reset Output (RSTO)—This output is asserted on any reset
condition (external reset, low voltage, software or COP).
65
RXD0
GPIOE0
Input
Input/Output
Serial Receive Data 0 (RXD0)—This input receives byte-oriented
serial data and transfers it to the SCI 0 receive shift register.
Port E GPIO (0)—This pin is a General Purpose I/O (GPIO) pin that
can individually be programmed as input or output pin.
66
TXD0
GPIOE1
Output(Z)
Input/Output
Serial Transmit Data 0 (TXD0)—This signal transmits data from
the SCI 0 transmit data register.
Port E GPIO (1)—This pin is a General Purpose I/O (GPIO) pin that
can individually be programmed as input or output pin.
94
RXD1
GPIOE2
Input
Input/Output
Serial Receive Data 1 (RXD1)—This input receives byte-oriented
serial data and transfers it to the SCI 1 receive shift register.
Port E GPIO (2)—This pin is a General Purpose I/O (GPIO) pin that
can individually be programmed as input or output pin.
Table 3-1. 56854 Signal and Package Information for the 128-pin LQFP (Continued)
Pin No.
Signal Name
Type
Description
相關(guān)PDF資料
PDF描述
DSP56855BUE IC DSP 16BIT 120MHZ 100-LQFP
DSP56857BUE IC DSP 16BIT 120MHZ 100-LQFP
DSP56858FVE IC DSP 16BIT 120MHZ 144-LQFP
DSP56F801FA80E IC DSP 60MHZ 16KB FLASH 48-LQFP
DSP56F802TA80E IC DSP 60MHZ 16KB FLASH 32-LQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DSP56854PB 制造商:未知廠家 制造商全稱:未知廠家 功能描述:56854 Digital Signal Processor Product Brief
DSP56855 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Digitial Signal Controller
DSP56855BU120 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC 120Mhz/120MIPS RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT
DSP56855BUE 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC 16 BIT HYBRID CONTROLLER RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT
DSP56855E 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:16-bit Digital Signal Controllers