Symphony DSP56720/DSP56721 Multi-Core Audio Processors, Rev. 5 Freescale Semicon" />
參數(shù)資料
型號(hào): DSPB56721CAF
廠商: Freescale Semiconductor
文件頁數(shù): 7/54頁
文件大?。?/td> 0K
描述: DSP 24BIT AUD 200MHZ 80-LQFP
標(biāo)準(zhǔn)包裝: 90
系列: DSP56K/Symphony
類型: 音頻處理器
接口: 主機(jī)接口,I²C,SAI,SPI
時(shí)鐘速率: 200MHz
非易失內(nèi)存: 外部
芯片上RAM: 744kB
電壓 - 輸入/輸出: 3.30V
電壓 - 核心: 1.00V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 80-LQFP
供應(yīng)商設(shè)備封裝: 80-LQFP(14x14)
包裝: 托盤
Symphony DSP56720/DSP56721 Multi-Core Audio Processors, Rev. 5
Freescale Semiconductor
15
2.9
Reset, Stop, Mode Select, and Interrupt Timing
Table 7 shows the reset, stop, mode select, and interrupt timing.
Table 7. Reset, Stop, Mode Select, and Interrupt Timing Parameters
No.
Characteristics
Expression
Min
Max
Unit
10
Delay from RESET assertion to all pins at reset value3
11
ns
11
Required RESET duration4
Power on, external clock generator, PLL disabled
Power on, external clock generator, PLL enabled
2
× TC
2
× TC
10
ns
13
Syn reset deassert delay time
Minimum
2
× TC
10
ns
Maximum (PLL enabled)
(2 x TC)+ TLOCK
200
us
14
Mode select setup time
10.0
ns
15
Mode select hold time
12
ns
16
Minimum edge-triggered interrupt request assertion width
7
ns
17
Minimum edge-triggered interrupt request deassertion width
4
ns
18
Delay from interrupt trigger to interrupt code execution
10
× TC + 4
54
ns
19
Duration of level sensitive IRQA assertion to ensure interrupt service
(when exiting Stop)1, 2, 3
PLL is active during Stop and Stop delay is enabled (OMR Bit 6 = 0)
(128 Kbytes × TC)
655
μs
PLL is active during Stop and Stop delay is not enabled (OMR Bit 6 =
1)
25
× TC
125
ns
PLL is not active during Stop and Stop delay is enabled (OMR Bit 6 =
0)
(128 Kbytes
× TC) +
TLOCK
855
μs
PLL is not active during Stop and Stop delay is not enabled (OMR Bit
6 = 1)
(25
× TC) + TLOCK
200
μs
20
Delay from IRQA, IRQB, IRQC, IRQD, NMI assertion to
general-purpose transfer output valid caused by first interrupt
instruction execution1
10
× TC + 3.8
53.8
ns
21
Interrupt Requests Rate1
ESAI, ESAI_1, ESAI_2, ESAI_3, SHI, SHI_1, Timer, Timer_1
12
× TC
60.0
ns
DMA
8
× TC
40.0
ns
IRQ, NMI (edge trigger)
8
× TC
40.0
ns
IRQ (level trigger)
12
× TC
60.0
ns
相關(guān)PDF資料
PDF描述
DS1780E+T&R IC CPU PERIPHERAL MON 24-TSSOP
VI-B6N-CY-F3 CONVERTER MOD DC/DC 18.5V 50W
TRJC335K050RRJ CAP TANT 3.3UF 50V 10% 2312
RMM43DRXI CONN EDGECARD 86POS DIP .156 SLD
TPSD157M010R0085 CAP TANT 150UF 10V 20% 2917
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DSPB56721CAG 功能描述:數(shù)字信號(hào)處理器和控制器 - DSP, DSC 24-BIT 200MHz RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT
DSPB56724AG 功能描述:數(shù)字信號(hào)處理器和控制器 - DSP, DSC Multi-Core Audio Processor 144-Pin RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT
DSPB56724CAG 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Symphony? DSP56724/DSP56725 Multi-Core Audio Processors
DSPB56725AF 功能描述:數(shù)字信號(hào)處理器和控制器 - DSP, DSC Multi-Core Audio Processor 80-Pin RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT
DSPB56725CAF 功能描述:數(shù)字信號(hào)處理器和控制器 - DSP, DSC PB FREE DSPB56724 AP RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT