- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄377002 > DSPCOMMPCIUM PCI Command Converter for DSP User＇s Manual PDF資料下載
參數(shù)資料
| 型號(hào)： | DSPCOMMPCIUM |
| 英文描述： | PCI Command Converter for DSP User＇s Manual |
| 中文描述： | 的PCI命令轉(zhuǎn)換為數(shù)字信號(hào)處理器用戶手冊(cè) |
| 文件頁(yè)數(shù)： | 40/70頁(yè) |
| 文件大?。?/td> | 550K |
| 代理商： | DSPCOMMPCIUM |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)當(dāng)前第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)
3-8
Universal Command Converter
Motorola
Host Computer Hardware
Figure 3-6. Multiple JTAG Target Connections
3.1.7 TCK Drive and Timing Considerations
The signals from the command converter are TDO, TCK and TMS, and TRST. Signal
TCK requires fast rise and fall times dictated by the TCK pin timing specification, and
consequently attention must be given to the drive capabilities of the circuits driving this
signals. There is no problem with TDO, as each TDO output is connected to only one TDI
input. TMS need only be valid at the rising edge of TCK, similarly there is no problem
with TRST as the reset signal is not subject to the timing constraints of TCK.
There is a potential problem with driving the TCK circuit with a large number of target
devices. The problem is related to the rise and fall times of TCK, caused by excessive
capacitance, which can cause communication problems with a single circuit connecting
multiple TCK input pins.
Acceptable transition times may be achieved for TCK by driving no more than four JTAG
inputs from each buffered output. This may be achieved with two configurations.
Figure 3-6 shows one method. Here (in effect) one signalling connects each of the TCK
inputs. A buffer is placed in the circuit after each fourth input, at most, to restore the signal
quality for subsequent inputs. The propagation delay of the buffer is not significant.
Figure 3-7 shows another possible configuration which also enables signal quality to meet
the requirements. In this configuration the signal is split and buffered into a number of
parallel TCKn signals. Each of these signals may drive up to 4 TCK inputs.
TDI
TCK TMS
TDO
TDI
TCK TMS
TDO
TDI
TCK TMS
TDO
TDI
TCK TMS
TDO
TDI
TCK TMS
TDO
TDI
TCK TMS
TDO
TCK
TMS
TDO
TDI
MAXIMUM OF 4 LOADS ON
TCK CIRCUITS
BUFFER—74HCT244
OR SIMILAR
RESET
TRST
AA1950
TRST RESET
TRST RESET
TRST RESET
TRST RESET
TRST RESET
TRST RESET
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DSPG4001-71 | Telecommunication IC |
| DSPG5002 | Analog IC |
| DSPG5003 | Analog IC |
| DSPG5003-11 | Cell-Phone Circuit |
| DSPG5004 | Analog IC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DSPD374DB1 | 制造商:Freescale Semiconductor 功能描述:"D" ROM DAUGHTER CARD - Boxed Product (Development Kits) |
| DSPD56367AG150 | 功能描述:數(shù)字信號(hào)處理器和控制器 - DSP, DSC RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT |
| DSPD56371AF180 | 制造商:Freescale Semiconductor 功能描述: 制造商:Freescale Semiconductor 功能描述:DSP FIXED-POINT 24-BIT 181MHZ 181MIPS 80-PIN LQFP TRAY - Trays 制造商:Freescale Semiconductor 功能描述:AUDIO DSP |
| DSPD56374AE | 制造商:Freescale Semiconductor 功能描述:DSP FIXED-POINT 24-BIT 150MHZ 150MIPS 52-PIN LQFP TRAY - Trays 制造商:Freescale Semiconductor 功能描述:56374 52LQFP ROM D 0-70 |
| DSPD56374AEC | 制造商:Freescale Semiconductor 功能描述:DSP FIXED-POINT 24-BIT 150MHZ 150MIPS 52-PIN LQFP TRAY - Trays |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。