參數(shù)資料
型號(hào): EDE1104ABSE-4A-E
廠商: ELPIDA MEMORY INC
元件分類: DRAM
英文描述: 1G bits DDR2 SDRAM
中文描述: 256M X 4 DDR DRAM, 0.6 ns, PBGA68
封裝: ROHS COMPLIANT, FBGA-68
文件頁數(shù): 20/82頁
文件大?。?/td> 618K
代理商: EDE1104ABSE-4A-E
EDE1104ABSE, EDE1108ABSE, EDE1116ABSE
Data Sheet E0852E50 (Ver. 5.0)
20
AC Input Test Conditions
Parameter
Symbol
Value
Unit
Notes
Input reference voltage
VREF
0.5
×
VDDQ
V
1
Input signal maximum peak to peak swing
VSWING (max.)
1.0
V
1
Input signal minimum slew rate
SLEW
1.0
V/ns
2, 3
Notes: 1. Input waveform timing is referenced to the input signal crossing through the VIH/IL (AC) level applied to
the device under test.
2. The input signal minimum slew rate is to be maintained over the range from VREF to VIH (AC) min. for
rising edges and the range from VREF to VIL (AC) max. for falling edges as shown in the below figure.
3. AC timings are referenced with input waveforms switching from VIL (AC) to VIH (AC) on the positive
transitions and VIH (AC) to VIL (AC) on the negative transitions.
VSWING(max.)
Δ
TR
Δ
TF
VREF
VIL (AC)(max.)
Δ
TF
AC Input Test Signal Wave forms
Falling slew =
VDDQ
VIH (AC)(min.)
VIH (DC)(min.)
VIL (DC)(max.)
VIL (AC)(max.)
VSS
VREF
VIH (AC) min.
VREF
Δ
TR
Rising slew =
VTT
Measurement point
DQ
RT =25
Ω
Output Load
相關(guān)PDF資料
PDF描述
EDE1104ABSE-5C-E 1G bits DDR2 SDRAM
EDE1104ABSE-6C-E 1G bits DDR2 SDRAM
EDE1104ABSE-6E-E 1G bits DDR2 SDRAM
EDE1104ABSE-8E-E 1G bits DDR2 SDRAM
EDE1108ABSE 1G bits DDR2 SDRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EDE1104ABSE-5C-E 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:1G bits DDR2 SDRAM
EDE1104ABSE-6C-E 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:1G bits DDR2 SDRAM
EDE1104ABSE-6E-E 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:1G bits DDR2 SDRAM
EDE1104ABSE-8E-E 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:1G bits DDR2 SDRAM
EDE1104ACBG 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:1G bits DDR2 SDRAM