- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄223727 > EDS6416AJTA-75-E (ELPIDA MEMORY INC) 4M X 16 SYNCHRONOUS DRAM, 5.4 ns, PDSO54 PDF資料下載
參數(shù)資料
| 型號： | EDS6416AJTA-75-E |
| 廠商： | ELPIDA MEMORY INC |
| 元件分類： | DRAM |
| 英文描述： | 4M X 16 SYNCHRONOUS DRAM, 5.4 ns, PDSO54 |
| 封裝： | ROHS COMPLIANT, PLASTIC, TSOP2-54 |
| 文件頁數(shù)： | 47/49頁 |
| 文件大?。?/td> | 622K |
| 代理商： | EDS6416AJTA-75-E |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁當(dāng)前第47頁第48頁第49頁
EOL
Product
EDS6416AJTA
Data Sheet E0884E30 (Ver.3.0)
7
AC Characteristics (TA = 0
°C to +70°C, VDD, VDDQ = 3.3V ± 0.3V, VSS, VSSQ = 0V)
-6B
-75
Parameter
Symbol
min.
max.
min.
max.
Unit
Notes
System clock cycle time
(CL = 2)
tCK
10
—
10
—
ns
1
(CL = 3)
tCK
6
—
7.5
—
ns
1
CLK high pulse width
tCH
2.5
—
2.5
—
ns
1, 5
CLK low pulse width
tCL
2.5
—
2.5
—
ns
1, 5
Access time from CLK
tAC
—
5.4
—
5.4
ns
1, 2, 5
Data-out hold time
tOH
2.5
—
2.5
—
ns
1, 2, 5
CLK to Data-out low impedance
tLZ
0
—
0
—
ns
1, 2, 3, 5
CLK to Data-out high impedance
tHZ
—
5.4
—
5.4
ns
1, 4
Input setup time
tSI
1.5
—
1.5
—
ns
1, 5
Input hold time
tHI
0.8
—
0.8
—
ns
1, 5
Ref/Active to Ref/Active command period
tRC
60
—
67.5
—
ns
1
Active to Precharge command period
tRAS
42
120000
45
120000
ns
1
Active command to column command
(same bank)
tRCD
18
—
20
—
ns
1
Precharge to active command period
tRP
18
—
20
—
ns
1
Write recovery or data-in to precharge lead
time
tDPL
12
—
15
—
ns
1
Last data into active latency
tDAL
2CLK +
18ns
—
2CLK +
20ns
—
Active (a) to Active (b) command period
tRRD
12
—
15
—
ns
1
Transition time (rise and fall)
tT
0.5
5.0
0.5
5.0
ns
Refresh period
(4096 refresh cycles)
tREF
—
64
—
64
ms
Notes: 1. AC measurement assumes tT = 0.5ns. Reference level for timing of input signals is 1.4V.
2. Access time is measured at 1.4V. Load condition is CL = 30pF.
3. tLZ (min.) defines the time at which the outputs achieves the low impedance state.
4. tHZ (max.) defines the time at which the outputs achieves the high impedance state.
5. If tT ≥ 1ns, each parameters is changed as follows;
tAC, tOH, tLZ: should be added (tT (rise)/2 – 0.5)
tCH, tCL, tSI, tHI: should be added {(tT (rise) + tT (fall))/2 – 1}
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EE-SA407-P2 | 3.6 mm SLOT WIDTH, 1 CHANNEL SLOTTED OPTICAL SWITCH LOGIC OUTPUT |
| EE-SX4081 | 5 mm SLOT WIDTH, 1 CHANNEL SLOTTED OPTICAL SWITCH LOGIC OUTPUT |
| EE14-541G-FREQ | CRYSTAL OSCILLATOR, CLOCK, 13 MHz - 225 MHz, LVPECL OUTPUT |
| EF11.ABTWF200C0.0010.01 | Fused IEC Power Connector; Voltage Rating:250V; Mounting Type:Panel; Terminal Type:Quick Connect; Current Rating:16A; Body Material:Thermoplastic; Panel Thickness Max:8mm; Operating Temperature Range +/-:70 C RoHS Compliant: Yes |
| EF11.ABTWF200C0.0012.01 | Fused IEC Power Connector; Voltage Rating:250V; Mounting Type:Panel; Terminal Type:Quick Connect; Current Rating:16A; Approval Categories:UL recognized, VDE approved; Body Material:Thermoplastic; Panel Thickness Max:1.5mm RoHS Compliant: Yes |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EDS6416AJTA-75TI-E | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:64M bits SDRAM WTR (Wide Temperature Range) |
| EDS6416AJTA-TI | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:64M bits SDRAM WTR (Wide Temperature Range) |
| EDS6416CHBH | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:64M bits SDRAM (4M words x 16 bits) |
| EDS6416CHBH-75-E | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:64M bits SDRAM (4M words x 16 bits) |
| EDS6416CHTA | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:64M bits SDRAM (4M words x 16 bits) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。