- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄11138 > EFM32G232F128 (Energy Micro)IC MCU 32BIT 128KB FLASH 64LQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | EFM32G232F128 |
| 廠商： | Energy Micro |
| 文件頁(yè)數(shù)： | 39/136頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC MCU 32BIT 128KB FLASH 64LQFP |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | Gecko |
| 核心處理器： | ARM? Cortex?-M3 |
| 芯體尺寸： | 32-位 |
| 速度： | 32MHz |
| 連通性： | I²C，IrDA，智能卡，SPI，UART/USART |
| 外圍設(shè)備： | 欠壓檢測(cè)/復(fù)位，DMA，POR，PWM，WDT |
| 輸入/輸出數(shù)： | 53 |
| 程序存儲(chǔ)器容量： | 128KB（128K x 8） |
| 程序存儲(chǔ)器類(lèi)型： | 閃存 |
| RAM 容量： | 16K x 8 |
| 電壓 - 電源 (Vcc/Vdd)： | 1.8 V ~ 3.8 V |
| 數(shù)據(jù)轉(zhuǎn)換器： | A/D 8x12b，D/A 1x12b |
| 振蕩器型： | 外部 |
| 工作溫度： | -40°C ~ 85°C |
| 封裝/外殼： | 64-TQFP |
| 包裝： | 標(biāo)準(zhǔn)包裝 |
| 其它名稱(chēng)： | 914-1026-6 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)當(dāng)前第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)
...the world's most energy friendly microcontrollers
2011-02-04 - d0002_Rev1.00
133
www.energymicro.com
List of Tables
1.1. Cortex-M3 configuration in EFM32 series .................................................................................................... 5
2.1. Summary of processor mode, execution privilege level, and stack use options .................................................... 6
2.2. Core register set summary ....................................................................................................................... 7
2.3. PSR register combinations ....................................................................................................................... 9
2.4. APSR bit assignments ............................................................................................................................. 9
2.5. IPSR bit assignments ............................................................................................................................ 10
2.6. EPSR bit assignments ........................................................................................................................... 10
2.7. PRIMASK register bit assignments ........................................................................................................... 11
2.8. FAULTMASK register bit assignments ....................................................................................................... 12
2.9. BASEPRI register bit assignments ............................................................................................................ 12
2.10. CONTROL register bit assignments ........................................................................................................ 13
2.11. Memory access behavior ...................................................................................................................... 16
2.12. SRAM memory bit-banding regions ......................................................................................................... 18
2.13. Peripheral memory bit-banding regions .................................................................................................... 18
2.14. C compiler intrinsic functions for exclusive access instructions ..................................................................... 21
2.15. Properties of the different exception types ................................................................................................ 23
2.16. Exception return behavior ..................................................................................................................... 28
2.17. Faults ................................................................................................................................................ 28
2.18. Fault status and fault address registers ................................................................................................... 30
3.1. Cortex-M3 instructions ........................................................................................................................... 33
3.2. CMSIS intrinsic functions to generate some Cortex-M3 instructions ................................................................ 37
3.3. CMSIS intrinsic functions to access the special registers .............................................................................. 37
3.4. Condition code suffixes .......................................................................................................................... 44
3.5. Memory access instructions .................................................................................................................... 45
3.6. Offset ranges ...................................................................................................................................... 48
3.7. Offset ranges ....................................................................................................................................... 51
3.8. Data processing instructions .................................................................................................................... 56
3.9. Multiply and divide instructions ................................................................................................................ 66
3.10. Packing and unpacking instructions ........................................................................................................ 71
3.11. Branch and control instructions .............................................................................................................. 73
3.12. Branch ranges .................................................................................................................................... 74
3.13. Miscellaneous instructions ..................................................................................................................... 79
4.1. Core peripheral register regions ............................................................................................................... 88
4.2. NVIC register summary ......................................................................................................................... 88
4.3. Mapping of interrupts to the interrupt variables ........................................................................................... 89
4.4. ISER bit assignments ............................................................................................................................ 90
4.5. ICER bit assignments ............................................................................................................................ 90
4.6. ISPR bit assignments ............................................................................................................................ 91
4.7. ICPR bit assignments ............................................................................................................................ 91
4.8. IABR bit assignments ............................................................................................................................ 92
4.9. IPR bit assignments .............................................................................................................................. 92
4.10. STIR bit assignments ........................................................................................................................... 93
4.11. CMSIS functions for NVIC control ........................................................................................................... 94
4.12. Summary of the system control block registers ........................................................................................ 94
4.13. ACTLR bit assignments ........................................................................................................................ 95
4.14. CPUID register bit assignments ............................................................................................................ 96
4.15. ICSR bit assignments ........................................................................................................................... 97
4.16. VTOR bit assignments ........................................................................................................................ 99
4.17. AIRCR bit assignments ........................................................................................................................ 99
4.18. Priority grouping ................................................................................................................................ 100
4.19. SCR bit assignments ......................................................................................................................... 100
4.20. CCR bit assignments ........................................................................................................................ 101
4.21. System fault handler priority fields ........................................................................................................ 102
4.22. SHPR1 register bit assignments .......................................................................................................... 103
4.23. SHPR2 register bit assignments .......................................................................................................... 103
4.24. SHPR3 register bit assignments .......................................................................................................... 103
4.25. SHCSR bit assignments ...................................................................................................................... 104
4.26. MMFSR bit assignments ..................................................................................................................... 106
4.27. BFSR bit assignments ........................................................................................................................ 107
4.28. UFSR bit assignments ........................................................................................................................ 108
4.29. HFSR bit assignments ........................................................................................................................ 109
4.30. MMFAR bit assignments ..................................................................................................................... 110
4.31. BFAR bit assignments ........................................................................................................................ 110
4.32. System timer registers summary ........................................................................................................... 111
4.33. SysTick CTRL register bit assignments .................................................................................................. 111
4.34. LOAD register bit assignments ............................................................................................................. 112
4.35. VAL register bit assignments ............................................................................................................... 112
4.36. CALIB register bit assignments ............................................................................................................. 113
4.37. Memory attributes summary ................................................................................................................. 114
4.38. MPU registers summary ...................................................................................................................... 114
4.39. TYPE register bit assignments ............................................................................................................. 115
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-B1B-IY-F2 | CONVERTER MOD DC/DC 95V 50W |
| MAX392ESE+T | IC SWITCH QUAD SPST 16SOIC |
| VI-B1B-IY-F1 | CONVERTER MOD DC/DC 95V 50W |
| MAX392CUE+T | IC SWITCH QUAD SPST 16TSSOP |
| VI-2WZ-IY-F3 | CONVERTER MOD DC/DC 2V 20W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EFM32G232F128G-E-QFP64R | 功能描述:128K FLASH, 16K RAM, AES 制造商:silicon labs 系列:Gecko 包裝:剪切帶（CT） 零件狀態(tài):在售 核心處理器:ARM? Cortex?-M3 核心尺寸:32-位 速度:32MHz 連接性:I2C，IrDA，智能卡，SPI，UART/USART 外設(shè):欠壓檢測(cè)/復(fù)位，DMA，POR，PWM，WDT I/O 數(shù):53 程序存儲(chǔ)容量:128KB（128K x 8） 程序存儲(chǔ)器類(lèi)型:閃存 EEPROM 容量:- RAM 容量:16K x 8 電壓 - 電源（Vcc/Vdd）:1.98 V ~ 3.8 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 8x12b，D/A 1x12b 振蕩器類(lèi)型:內(nèi)部 工作溫度:-40°C ~ 85°C（TA） 封裝/外殼:64-TQFP 供應(yīng)商器件封裝:64-TQFP（10x10） 標(biāo)準(zhǔn)包裝:1 |
| EFM32G232F128-QFP64 | 制造商:Energy Micro AS 功能描述:GECKO MCU - Tape and Reel 制造商:Energy Micro AS 功能描述:IC MCU 32BIT 128KB FLASH 64TQFP |
| EFM32G232F128-QFP64T | 制造商:Energy Micro AS 功能描述:32 BIT ARM MPU, GECKO - Trays |
| EFM32G232F128-QFP64-T | 制造商:Energy Micro AS 功能描述:IC MCU 32BIT 128KB FLASH 64TQFP |
| EFM32G232F128-T | 制造商:Energy Micro AS 功能描述:IC MCU 32BIT 128KB FLASH 64TQFP |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。