An AC-couple" />
參數(shù)資料
型號(hào): EL1881CSZ
廠商: Intersil
文件頁(yè)數(shù): 13/13頁(yè)
文件大?。?/td> 0K
描述: IC VIDEO SYNC SEPARATOR 8SOIC
標(biāo)準(zhǔn)包裝: 97
類型: 同步分離器
應(yīng)用: 驅(qū)動(dòng)器,通信,PCMCIA
安裝類型: 表面貼裝
封裝/外殼: 8-SOIC(0.154",3.90mm 寬)
供應(yīng)商設(shè)備封裝: 8-SOIC
包裝: 管件
產(chǎn)品目錄頁(yè)面: 1247 (CN2011-ZH PDF)
9
FN7018.2
September 15, 2011
Applications Information
Video In
An AC-coupled video signal is input to Video In pin 2 via, C1
nominally 0.1F. Clamp charge current will prevent the
signal on pin 2 from going any more negative than Sync Tip
Ref, about 1.5V. This charge current is nominally about 1mA.
A clamp discharge current of about 10A is always
attempting to discharge C1 to Sync Tip Ref, thus charge is
lost between sync pulses that must be replaced during sync
pulses. The droop voltage that will occur can be calculated
from It = CV, where V is the droop voltage, I is the discharge
current, t is the time between sync pulses
(sync period - sync tip width), and C is C1.
An NTSC video signal has a horizontal frequency of
15.73kHz, and a sync tip width of 4.7s. This gives a period
of 63.6s and a time t = 58.9s. The droop voltage will then
be V = 5.9mV. This is < 2% of a nominal sync tip amplitude
of 286mV. The charge represented by this droop is replaced
in a time given by t = CV/I, where I = clamp charge current =
1mA. Here t = 590ns, about 12% of the sync pulse width of
4.7s. It is important to choose C1 large enough so that the
droop voltage does not approach the switching threshold of
the internal comparator.
Fixed Gain Buffer
The clamped video signal then passes to the fixed gain
buffer which places the sync slice level at the equivalent
level of 70mV above sync tip. The output of this buffer is
presented to the comparator, along with the slice reference.
The comparator output is level shifted and buffered to TTL
levels, and sent out as Composite Sync to pin 1.
Burst
A low-going Burst pulse follows each rising edge of sync,
and lasts approximately 3.5s for an RSET of 681kΩ.
Vertical Sync
A low-going Vertical Sync pulse is output during the start of
the vertical cycle of the incoming video signal. The vertical
cycle starts with a pre-equalizing phase of pulses with a duty
cycle of about 93%, followed by a vertical serration phase
FIGURE 22. STANDARD VERTICAL TIMING
Expanded Timing Diagrams (Continued)
EL1881
相關(guān)PDF資料
PDF描述
VI-J4L-MY-F2 CONVERTER MOD DC/DC 28V 50W
FMS6501MSA28X IC VIDEO SW MATRIX 12X9 28SSOP
VI-J4K-MY-F4 CONVERTER MOD DC/DC 40V 50W
RP13A-12RA-13PA CONN RECEPT 13POS MALE DIP
VI-J4K-MY-F3 CONVERTER MOD DC/DC 40V 50W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EL1881CSZ-T13 功能描述:視頻 IC EL1881CSZ SYNC SEPERATOR RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel
EL1881CSZ-T7 功能描述:視頻 IC EL1881CSZ SYNC SEPERATOR RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel
EL1881CSZ-T7A 功能描述:視頻 IC EL1881CSZ SYNC SEPERATOR RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel
EL1882C 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Sync Separator w/50% Slice, AGC
EL1882CN 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Sync Separator w/50% Slice, AGC