FN7503.2 November 12, 2010 DC Electrical Specifications RF = 33k惟, R
鍙冩暩(sh霉)璩囨枡
鍨嬭櫉(h脿o)锛� EL4583AISZ
寤犲晢锛� Intersil
鏂囦欢闋�(y猫)鏁�(sh霉)锛� 4/10闋�(y猫)
鏂囦欢澶�?銆�?/td> 0K
鎻忚堪锛� IC VIDEO SYNC SEPARATOR 16-SOIC
妯�(bi膩o)婧�(zh菙n)鍖呰锛� 47
椤炲瀷锛� 鍚屾鍒嗛洟鍣�
鎳�(y墨ng)鐢細 澶氬獟楂旈’绀哄櫒锛屾脯(c猫)瑭﹁ō(sh猫)鍌�
瀹夎椤炲瀷锛� 琛ㄩ潰璨艰
灏佽/澶栨锛� 16-SOIC锛�0.154"锛�3.90mm 瀵級
渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁濓細 16-SOIC
鍖呰锛� 绠′欢
鐢�(ch菐n)鍝佺洰閷勯爜(y猫)闈細 1247 (CN2011-ZH PDF)
3
FN7503.2
November 12, 2010
DC Electrical Specifications
RF = 33k惟, RSET = 681k惟, VDD = 5V, Video Input = 1VP-P, TA = 25掳C, CL = 15pF, IOH = -1.6mA,
IOL = 1.6mA, unless otherwise specified.
PARAMETER
DESCRIPTION
MIN
TYP
MAX
UNIT
Horizontal Pulse Width, Pin 15, tH
(Note 1)
3.8
5
6.2
s
Vertical Sync Width, Pin 5, tVS
(Note 2)
195
s
Burst/Back Porch Width, Pin 11, tB
(Note 1)
2.7
3.7
4.7
s
Filter Attenuation
FIN = 3.6MHz (Note 3)
16
dB
Comp. Sync Prop. Delay, tCS
VIN (Pin 4)鈥擟omp Sync
250
400
ns
Input Dynamic Range
p-p NTSC Signal
0.4
2
V
Slice Level
Input Voltage = 1VP-P
40
50
60
%
VSLICE/VBLANK
40
50
60
%
Level Out, Pin 9
Input Voltage = 1VP-P, Pin 4
500
600
700
mV
Vertical Sync Default Time, tVSD
(Note 4)
27
36
57
s
Loss of Signal Time-Out
Pin 10
400
600
800
s
Burst/Back Porch Delay, tBD
(See Figure 4)
250
400
ns
NOTES:
1. Width is a function of RSET
2. c/s, Vertical, Back porch and H are all active low, VOH = 0.8V; vertical is 3H lines wide of NTSC signal
3. Attenuation is a function of RF; see filter typical characteristics
4. Vertical pulse width in absence of serrations on input signal
EL4583A
鐩搁棞(gu膩n)PDF璩囨枡
PDF鎻忚堪
EL4511CUZ IC VID SYNC SEPARATR HDTV 24QSOP
LMH0002TMA/NOPB IC CABLE DRIVER DGTL 8-SOIC
LMH0002MA/NOPB IC CABLE DRIVER DGTL 8-SOIC
HR22-12TPD-20P CONN PLUG 20POS MALE SOLDER
HEW.5M.114.XLNP CONN RCPT 114POS PANEL SKT W/NUT
鐩搁棞(gu膩n)浠ｇ悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉)
鍙冩暩(sh霉)鎻忚堪
EL4583AISZ-T13 鍔熻兘鎻忚堪:瑕栭牷 IC EL4583AISZ SYNC SEP 50% SLICE S-H FLTR H RoHS:鍚� 鍒堕€犲晢:Fairchild Semiconductor 宸ヤ綔闆绘簮闆诲:5 V 闆绘簮闆绘祦:80 mA 鏈€澶у伐浣滄韩搴�:+ 85 C 灏佽 / 绠遍珨:TSSOP-28 灏佽:Reel
EL4583AISZ-T7 鍔熻兘鎻忚堪:瑕栭牷 IC EL4583AISZ SYNC SEP 50% SLICE S-H FLTR H RoHS:鍚� 鍒堕€犲晢:Fairchild Semiconductor 宸ヤ綔闆绘簮闆诲:5 V 闆绘簮闆绘祦:80 mA 鏈€澶у伐浣滄韩搴�:+ 85 C 灏佽 / 绠遍珨:TSSOP-28 灏佽:Reel
EL4583AISZ-T7S2716 鍒堕€犲晢:Intersil Corporation 鍔熻兘鎻忚堪:
EL4583C 鍒堕€犲晢:ELANTEC 鍒堕€犲晢鍏ㄧū:ELANTEC 鍔熻兘鎻忚堪:Sync Separator, 50% Slice, S-H, Filter, HOUT
EL4583CN 鍔熻兘鎻忚堪:IC VIDEO SYNC SEPARATOR 16-DIP RoHS:鍚� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 绶氭€� - 瑕栭牷铏曠悊 绯诲垪:- 鐢�(ch菐n)鍝佽畩鍖栭€氬憡:Product Discontinuation 07/Mar/2011 妯�(bi膩o)婧�(zh菙n)鍖呰:3,000 绯诲垪:OMNITUNE™ 椤炲瀷:瑾�(di脿o)璜у櫒 鎳�(y墨ng)鐢�:绉诲嫊(d貌ng)闆昏┍锛屾墜姗�(j墨)锛岃闋婚’绀哄櫒 瀹夎椤炲瀷:琛ㄩ潰璨艰 灏佽/澶栨:65-WFBGA 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:PG-WFSGA-65 鍖呰:甯跺嵎 (TR) 鍏跺畠鍚嶇ū:SP000365064
鐧�(f膩)甯冪穵鎬ラ噰璩�(g貌u)锛�3鍒嗛悩宸﹀彸鎮ㄥ皣寰楀埌鍥炲京(f霉)銆�

閲囪臣(g貌u)闇€姹�

(鑻ュ彧閲囪臣(g貌u)涓€姊濆瀷铏�(h脿o)锛屽～瀵�(xi臎)涓€琛屽嵆鍙�)

鐧�(f膩)甯冩垚鍔�锛佹偍鍙互绻肩簩(x霉)鐧�(f膩)甯冮噰璩�(g貌u)銆備篃鍙互閫�(j矛n)鍏ユ垜鐨勫悗鑷�(t谩i)锛屾煡鐪嬪牨(b脿o)鍍�(ji脿)

鐧�(f膩)甯冩垚鍔�锛佹偍鍙互绻肩簩(x霉)鐧�(f膩)甯冮噰璩�(g貌u)銆備篃鍙互閫�(j矛n)鍏ユ垜鐨勫悗鑷�(t谩i)锛屾煡鐪嬪牨(b脿o)鍍�(ji脿)

*鍨嬭櫉(h脿o) *鏁�(sh霉)閲� 寤犲晢 鎵硅櫉(h脿o) 灏佽
娣诲姞鏇村閲囪臣(g貌u)

鎴戠殑鑱�(li谩n)绯绘柟寮�

*
*
*
    • 鎴�
    • 閲囪喘
    • 鎼滅储
    • 浼氬憳