FN7503.2 November 12, 2010 Typical Performance Curves RSET vs HORIZONTAL
鍙冩暩(sh霉)璩囨枡
鍨嬭櫉(h脿o)锛� EL4583AISZ
寤犲晢锛� Intersil
鏂囦欢闋佹暩(sh霉)锛� 6/10闋�
鏂囦欢澶�?銆�?/td> 0K
鎻忚堪锛� IC VIDEO SYNC SEPARATOR 16-SOIC
妯�(bi膩o)婧�(zh菙n)鍖呰锛� 47
椤炲瀷锛� 鍚屾鍒嗛洟鍣�
鎳�(y墨ng)鐢細 澶氬獟楂旈’绀哄櫒锛屾脯(c猫)瑭﹁ō(sh猫)鍌�
瀹夎椤炲瀷锛� 琛ㄩ潰璨艰
灏佽/澶栨锛� 16-SOIC锛�0.154"锛�3.90mm 瀵級
渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁濓細 16-SOIC
鍖呰锛� 绠′欢
鐢�(ch菐n)鍝佺洰閷勯爜闈細 1247 (CN2011-ZH PDF)
5
FN7503.2
November 12, 2010
Typical Performance Curves
RSET vs HORIZONTAL
FREQUENCY
BACK PORCH CLAMP ON TIME
vs RSET
VERTICAL DEFAULT DELAY
TIME vs RSET
FILTER 3dB BW vs RF
LEVEL OUT (PIN 9) vs SYNC TIP
AMPLITUDE
MINIMUM SIGNAL DETECT vs
RLV
FILTER ATTENUATION vs RF
@ f = 3.58MHz
NOTE: For RLV < 1000k惟, no signal detect output (pin 10) will default high at
minimum signal sensitivity specification, or at complete loss of signal.
EL4583A
鐩搁棞(gu膩n)PDF璩囨枡
PDF鎻忚堪
EL4511CUZ IC VID SYNC SEPARATR HDTV 24QSOP
LMH0002TMA/NOPB IC CABLE DRIVER DGTL 8-SOIC
LMH0002MA/NOPB IC CABLE DRIVER DGTL 8-SOIC
HR22-12TPD-20P CONN PLUG 20POS MALE SOLDER
HEW.5M.114.XLNP CONN RCPT 114POS PANEL SKT W/NUT
鐩搁棞(gu膩n)浠g悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉)
鍙冩暩(sh霉)鎻忚堪
EL4583AISZ-T13 鍔熻兘鎻忚堪:瑕栭牷 IC EL4583AISZ SYNC SEP 50% SLICE S-H FLTR H RoHS:鍚� 鍒堕€犲晢:Fairchild Semiconductor 宸ヤ綔闆绘簮闆诲:5 V 闆绘簮闆绘祦:80 mA 鏈€澶у伐浣滄韩搴�:+ 85 C 灏佽 / 绠遍珨:TSSOP-28 灏佽:Reel
EL4583AISZ-T7 鍔熻兘鎻忚堪:瑕栭牷 IC EL4583AISZ SYNC SEP 50% SLICE S-H FLTR H RoHS:鍚� 鍒堕€犲晢:Fairchild Semiconductor 宸ヤ綔闆绘簮闆诲:5 V 闆绘簮闆绘祦:80 mA 鏈€澶у伐浣滄韩搴�:+ 85 C 灏佽 / 绠遍珨:TSSOP-28 灏佽:Reel
EL4583AISZ-T7S2716 鍒堕€犲晢:Intersil Corporation 鍔熻兘鎻忚堪:
EL4583C 鍒堕€犲晢:ELANTEC 鍒堕€犲晢鍏ㄧū:ELANTEC 鍔熻兘鎻忚堪:Sync Separator, 50% Slice, S-H, Filter, HOUT
EL4583CN 鍔熻兘鎻忚堪:IC VIDEO SYNC SEPARATOR 16-DIP RoHS:鍚� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 绶氭€� - 瑕栭牷铏曠悊 绯诲垪:- 鐢�(ch菐n)鍝佽畩鍖栭€氬憡:Product Discontinuation 07/Mar/2011 妯�(bi膩o)婧�(zh菙n)鍖呰:3,000 绯诲垪:OMNITUNE™ 椤炲瀷:瑾�(di脿o)璜у櫒 鎳�(y墨ng)鐢�:绉诲嫊(d貌ng)闆昏┍锛屾墜姗�(j墨)锛岃闋婚’绀哄櫒 瀹夎椤炲瀷:琛ㄩ潰璨艰 灏佽/澶栨:65-WFBGA 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:PG-WFSGA-65 鍖呰:甯跺嵎 (TR) 鍏跺畠鍚嶇ū:SP000365064